annotate packages/hal/openrisc/arch/current/doc/README.html @ 3292:7f8e529b4d82 default tip

Fix FREESCALE_EDMA_NBYTES_MLOFFYES_MLOFF() so it works with negative offsets.
author vae
date Wed, 29 Apr 2015 23:31:48 +0000
parents 38840e07f305
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
964
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
1 <!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
2 <html>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
3 <head>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
4 <title>README - eCos OpenRISC Port</title>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
5
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
6 </head>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
7 <body>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
8 For those unfamiliar with OpenRISC, it is an open-source RISC/DSP processor
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
9 architecture. &nbsp;OpenCores.org makes available an <a
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
10 href="http://www.opencores.org/projects/or1k">implementation</a> of this
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
11 architecture that can be synthesized, for example, as part of an FPGA or ASIC.
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
12 &nbsp;The port of eCos to OpenRISC was sponsored by the <a
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
13 href="http://www.rosum.com">Rosum Corporation</a>.<br>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
14 <br>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
15 A few notes and caveats about the eCos OpenRISC port:
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
16 <ul>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
17 <li>The only platform supported at this time is ORP (OpenRISC Reference
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
18 Platform).</li>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
19 <li>The only ORP devices supported so far are serial ports used for
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
20 diagnostic and debugging purposes and AM29LVxxxx Flash ROM.</li>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
21 <li>To build and debug, you must build the GNU development tools from
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
22 <a
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
23 href="#%20http://www.opencores.org/projects/or1k/GNU%20Toolchain%20Port">source
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
24 available at the OpenCores web site</a> -- not the versions available
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
25 from the GNU web site or elsewhere. &nbsp;There is a <a
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
26 href="./build_or32_elf_tools.sh">shell script</a> in this directory that
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
27 will assist in downloading and building the GNU toolchain.</li>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
28 <li>For debugging, you can use either gdb's JTAG target or the serial
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
29 target. The latter has some advantages, e.g. the gdb serial target is
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
30 thread-aware, but it is much slower, especially while simulating.<br>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
31 </li>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
32
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
33 </ul>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
34 Scott Furman<br>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
35 <i>sfurman at rosum dot com</i><br>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
36 <br>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
37
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
38 </body>
38840e07f305 Add OpenRISC port
jlarmour
parents:
diff changeset
39 </html>