Mercurial > ecos
comparison packages/devs/serial/arm/pid/current/src/pid_serial.h @ 115:6ed91473a1cd ecos-sw-2000-08-21
Merge from eCos master repository on 2000-08-21-22:40:54-BST
| author | jlarmour |
|---|---|
| date | Fri, 25 Aug 2000 17:32:38 +0000 |
| parents | c37d3a9e1b28 |
| children |
comparison
equal
deleted
inserted
replaced
| 114:5ad2b71d525e | 115:6ed91473a1cd |
|---|---|
| 98 #define LCR_PS 0x38 // Forced "space" parity | 98 #define LCR_PS 0x38 // Forced "space" parity |
| 99 #define LCR_DL 0x80 // Enable baud rate latch | 99 #define LCR_DL 0x80 // Enable baud rate latch |
| 100 | 100 |
| 101 // Line Status Register | 101 // Line Status Register |
| 102 #define LSR_RSR 0x01 | 102 #define LSR_RSR 0x01 |
| 103 #define LSR_OE 0x02 | |
| 104 #define LSR_PE 0x04 | |
| 105 #define LSR_FE 0x08 | |
| 106 #define LSR_BI 0x10 | |
| 103 #define LSR_THE 0x20 | 107 #define LSR_THE 0x20 |
| 108 #define LSR_TEMT 0x40 | |
| 109 #define LSR_FIE 0x80 | |
| 104 | 110 |
| 105 // Modem Control Register | 111 // Modem Control Register |
| 106 #define MCR_DTR 0x01 | 112 #define MCR_DTR 0x01 |
| 107 #define MCR_RTS 0x02 | 113 #define MCR_RTS 0x02 |
| 108 #define MCR_INT 0x08 // Enable interrupts | 114 #define MCR_INT 0x08 // Enable interrupts |
| 109 | 115 |
| 110 // Interrupt status Register | 116 // Interrupt status Register |
| 117 #define ISR_MS 0x00 | |
| 118 #define ISR_nIP 0x01 | |
| 111 #define ISR_Tx 0x02 | 119 #define ISR_Tx 0x02 |
| 120 #define ISR_LS 0x03 | |
| 112 #define ISR_Rx 0x04 | 121 #define ISR_Rx 0x04 |
| 113 #define ISR_RxTO 0x0C | 122 #define ISR_RxTO 0x0C |
| 123 | |
| 124 // Modem Status Register | |
| 125 #define MSR_DCTS 0x01 | |
| 126 #define MSR_DDSR 0x02 | |
| 127 #define MSR_TERI 0x04 | |
| 128 #define MSR_DDCD 0x08 | |
| 129 #define MSR_CTS 0x10 | |
| 130 #define MSR_DSR 0x20 | |
| 131 #define MSR_RI 0x40 | |
| 132 #define MSR_CD 0x80 | |
| 114 | 133 |
| 115 static unsigned char select_word_length[] = { | 134 static unsigned char select_word_length[] = { |
| 116 LCR_WL5, // 5 bits / word (char) | 135 LCR_WL5, // 5 bits / word (char) |
| 117 LCR_WL6, | 136 LCR_WL6, |
| 118 LCR_WL7, | 137 LCR_WL7, |
