annotate packages/hal/mips/idt32334/current/src/mips_idt32334.ld @ 795:db69ea2c9293

Update various .ld and .ldi files to cope with C++ and fix some typos. Also add a test program for C++ support to infra package. See individual ChangeLogs for details.
author nickg
date Wed, 16 Apr 2003 17:55:07 +0000
parents e6da0776b0a4
children
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
629
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
1 //===========================================================================
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
2 //
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
3 // MLT linker script for MIPS IDT32334
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
4 //
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
5 //===========================================================================
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
6 //####ECOSGPLCOPYRIGHTBEGIN####
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
7 // -------------------------------------------
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
8 // This file is part of eCos, the Embedded Configurable Operating System.
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
9 // Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
10 //
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
11 // eCos is free software; you can redistribute it and/or modify it under
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
12 // the terms of the GNU General Public License as published by the Free
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
13 // Software Foundation; either version 2 or (at your option) any later version.
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
14 //
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
15 // eCos is distributed in the hope that it will be useful, but WITHOUT ANY
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
16 // WARRANTY; without even the implied warranty of MERCHANTABILITY or
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
17 // FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
18 // for more details.
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
19 //
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
20 // You should have received a copy of the GNU General Public License along
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
21 // with eCos; if not, write to the Free Software Foundation, Inc.,
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
22 // 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
23 //
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
24 // As a special exception, if other files instantiate templates or use macros
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
25 // or inline functions from this file, or you compile this file and link it
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
26 // with other works to produce a work based on this file, this file does not
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
27 // by itself cause the resulting work to be covered by the GNU General Public
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
28 // License. However the source code for this file must still be made available
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
29 // in accordance with section (3) of the GNU General Public License.
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
30 //
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
31 // This exception does not invalidate any other reasons why a work based on
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
32 // this file might be covered by the GNU General Public License.
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
33 //
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
34 // Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
35 // at http://sources.redhat.com/ecos/ecos-license/
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
36 // -------------------------------------------
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
37 //####ECOSGPLCOPYRIGHTEND####
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
38 //===========================================================================
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
39 //#####DESCRIPTIONBEGIN####
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
40 //
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
41 // Author(s): tmichals
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
42 // Contributors: tmichals
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
43 // Date: 2002-09-20
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
44 // Purpose: IDT3233x linker script
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
45 // Description: Defines linker script
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
46 // Usage:
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
47 //
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
48 //####DESCRIPTIONEND####
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
49 //
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
50 //==========================================================================
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
51
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
52 #include <pkgconf/system.h>
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
53
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
54 OUTPUT_FORMAT("elf32-bigmips", "elf32-bigmips",
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
55 "elf32-littlemips")
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
56 /* The preprocessor defines mips, but we know we're mips :-) */
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
57 #undef mips
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
58 OUTPUT_ARCH(mips:isa32)
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
59
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
60 STARTUP(vectors.o)
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
61 ENTRY(reset_vector)
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
62 #ifdef EXTRAS
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
63 INPUT(extras.o)
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
64 #endif
795
db69ea2c9293 Update various .ld and .ldi files to cope with C++ and fix some typos.
nickg
parents: 629
diff changeset
65 #if (__GNUC__ >= 3)
db69ea2c9293 Update various .ld and .ldi files to cope with C++ and fix some typos.
nickg
parents: 629
diff changeset
66 GROUP(libtarget.a libgcc.a libsupc++.a)
db69ea2c9293 Update various .ld and .ldi files to cope with C++ and fix some typos.
nickg
parents: 629
diff changeset
67 #else
629
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
68 GROUP(libtarget.a libgcc.a)
795
db69ea2c9293 Update various .ld and .ldi files to cope with C++ and fix some typos.
nickg
parents: 629
diff changeset
69 #endif
629
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
70
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
71 /* FIXME: The MLT should pass in the required alignment since it must be
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
72 * the same as the VMA's alignment. As a result of this bug, all the MIPS32
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
73 * ROM mlt files have alignment 8, when some should have alignment 4
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
74 * (902557-CR)
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
75 */
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
76 #define ALIGN_LMA 0x40
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
77 #define FOLLOWING(_section_) AT ((LOADADDR (_section_) + SIZEOF (_section_) + ALIGN_LMA - 1) & ~ (ALIGN_LMA - 1))
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
78 #define LMA_EQ_VMA
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
79 #define FORCE_OUTPUT . = .
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
80
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
81 #define SECTIONS_BEGIN
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
82
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
83 #if defined(CYG_HAL_STARTUP_RAM)
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
84
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
85 /* this version for RAM startup */
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
86 #define SECTION_rom_vectors(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
87 .rom_vectors _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
88 { KEEP (*(.utlb_vector)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
89 . = ALIGN(0x80); KEEP(*(.other_vector)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
90 /* debug and reset vector not used in RAM version */ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
91 KEEP(*(.debug_vector)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
92 KEEP (*(.reset_vector)) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
93 > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
94
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
95 #elif defined(CYG_HAL_STARTUP_ROM)
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
96
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
97 /* this version for ROM startup */
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
98 #define SECTION_rom_vectors(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
99 .rom_vectors _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
100 { KEEP (*(.reset_vector)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
101 . = ALIGN(0x200); KEEP (*(.utlb_vector)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
102 . = . + 0x100; \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
103 . = ALIGN(0x80); KEEP(*(.other_vector)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
104 . = . + 0x80; \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
105 . = ALIGN(0x80); KEEP(*(.debug_vector)) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
106 > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
107 #elif defined(CYG_HAL_STARTUP_ROMRAM)
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
108
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
109 /* this version for ROMRAM startup. These are actually a */
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
110 /* combination of the ROM and RAM vector locations since the code */
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
111 /* starts off in ROM and transfers to RAM during startup. */
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
112 #define SECTION_rom_vectors(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
113 .rom_vectors _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
114 { KEEP (*(.reset_vector)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
115 . = ALIGN(0x100); . = . + 0x80; KEEP (*(.other_vector)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
116 . = . + 0x10; \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
117 . = ALIGN(0x10); KEEP(*(.utlb_vector)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
118 . = . + 0x10; \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
119 . = ALIGN(0x80); KEEP(*(.debug_vector)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
120 . = . + 0x100; . = ALIGN(0x600); } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
121 > _region_ =0
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
122
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
123
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
124 #endif /* ROM startup version of ROM/RAM vectors */
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
125
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
126 #define SECTION_ROMISC(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
127 .interp _vma_ : _lma_ { *(.interp) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
128 .hash : FOLLOWING(.interp) { *(.hash) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
129 .dynsym : FOLLOWING(.hash) { *(.dynsym) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
130 .dynstr : FOLLOWING(.dynsym) { *(.dynstr) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
131 .gnu.version : FOLLOWING(.dynstr) { *(.gnu.version) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
132 .gnu.version_d : FOLLOWING(.gnu.version) { *(.gnu.version_d) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
133 .gnu.version_r : FOLLOWING(.gnu.version_d) { *(.gnu.version_r) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
134 .plt : FOLLOWING(.gnu.version_r) { *(.plt) } > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
135
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
136 #define SECTION_RELOCS(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
137 .rel.text : \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
138 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
139 *(.rel.text) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
140 *(.rel.text.*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
141 *(.rel.gnu.linkonce.t*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
142 } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
143 .rela.text : \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
144 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
145 *(.rela.text) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
146 *(.rela.text.*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
147 *(.rela.gnu.linkonce.t*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
148 } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
149 .rel.data : \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
150 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
151 *(.rel.data) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
152 *(.rel.data.*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
153 *(.rel.gnu.linkonce.d*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
154 } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
155 .rela.data : \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
156 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
157 *(.rela.data) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
158 *(.rela.data.*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
159 *(.rela.gnu.linkonce.d*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
160 } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
161 .rel.rodata : \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
162 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
163 *(.rel.rodata) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
164 *(.rel.rodata.*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
165 *(.rel.gnu.linkonce.r*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
166 } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
167 .rela.rodata : \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
168 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
169 *(.rela.rodata) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
170 *(.rela.rodata.*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
171 *(.rela.gnu.linkonce.r*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
172 } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
173 .rel.got : { *(.rel.got) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
174 .rela.got : { *(.rela.got) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
175 .rel.ctors : { *(.rel.ctors) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
176 .rela.ctors : { *(.rela.ctors) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
177 .rel.dtors : { *(.rel.dtors) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
178 .rela.dtors : { *(.rela.dtors) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
179 .rel.init : { *(.rel.init) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
180 .rela.init : { *(.rela.init) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
181 .rel.fini : { *(.rel.fini) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
182 .rela.fini : { *(.rela.fini) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
183 .rel.bss : { *(.rel.bss) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
184 .rela.bss : { *(.rela.bss) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
185 .rel.plt : { *(.rel.plt) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
186 .rela.plt : { *(.rela.plt) } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
187 .rel.dyn : { *(.rel.dyn) } > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
188
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
189 #define SECTION_init(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
190 .init _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
191 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
192 FORCE_OUTPUT; KEEP (*(.init)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
193 } > _region_ =0
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
194
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
195 #define SECTION_text(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
196 .text _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
197 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
198 _stext = .; _ftext = . ; \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
199 *(.text) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
200 *(.text.*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
201 *(.stub) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
202 *(.gnu.warning) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
203 *(.gnu.linkonce.t*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
204 *(.mips16.fn.*) *(.mips16.call.*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
205 } > _region_ =0 \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
206 _etext = .; PROVIDE (etext = .);
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
207
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
208 #define SECTION_fini(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
209 .fini _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
210 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
211 FORCE_OUTPUT; KEEP (*(.fini)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
212 } > _region_ =0
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
213
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
214 #define SECTION_rodata(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
215 .rodata _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
216 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
217 FORCE_OUTPUT; *(.rodata) *(.rodata.*) *(.gnu.linkonce.r*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
218 } > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
219
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
220 #define SECTION_rodata1(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
221 .rodata1 _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
222 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
223 FORCE_OUTPUT; *(.rodata1) *(.rodata1.*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
224 } > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
225
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
226 #define SECTION_vsr_table(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
227 .vsr_table _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
228 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
229 FORCE_OUTPUT; *(.vsr_table) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
230 } > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
231
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
232 #define SECTION_data(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
233 .data _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
234 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
235 __ram_data_start = ABSOLUTE (.); _fdata = . ; \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
236 *(.data) *(.data.*) *(.gnu.linkonce.d*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
237 *( .2ram.*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
238 . = ALIGN (8); \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
239 SORT(CONSTRUCTORS) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
240 } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
241 __rom_data_start = LOADADDR(.data);
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
242
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
243 #define SECTION_data1(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
244 .data1 _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
245 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
246 FORCE_OUTPUT; *(.data1) *(.data1.*) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
247 } > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
248
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
249 #define SECTION_eh_frame(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
250 .eh_frame _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
251 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
252 FORCE_OUTPUT; *(.eh_frame) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
253 } > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
254
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
255 #define SECTION_gcc_except_table(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
256 .gcc_except_table _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
257 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
258 FORCE_OUTPUT; *(.gcc_except_table) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
259 } > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
260
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
261
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
262 /* gcc uses crtbegin.o to find the start of
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
263 the constructors, so we make sure it is
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
264 first. Because this is a wildcard, it
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
265 doesn't matter if the user does not
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
266 actually link against crtbegin.o; the
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
267 linker won't look for a file to match a
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
268 wildcard. The wildcard also means that it
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
269 doesn't matter which directory crtbegin.o
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
270 is in. */
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
271
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
272 /* We don't want to include the .ctors section from
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
273 the crtend.o file until after the sorted ctors.
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
274 The .ctor section from the crtend file contains the
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
275 end of ctors marker and it must be last */
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
276
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
277 /* FIXME: We shouldn't need to define __CTOR_LIST__/__CTOR_END__
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
278 and __DTOR_LIST__/__DTOR_END__ except by the PROVIDE lines.
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
279 However this doesn't work for old (99r1-era) toolchains, so
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
280 leave it for now. */
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
281
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
282 #define SECTION_ctors(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
283 .ctors _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
284 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
285 FORCE_OUTPUT; \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
286 KEEP (*crtbegin.o(.ctors)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
287 __CTOR_LIST__ = .; \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
288 PROVIDE (__CTOR_LIST__ = .); \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
289 KEEP (*(EXCLUDE_FILE (*crtend.o) .ctors)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
290 KEEP (*(SORT(.ctors.*))) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
291 KEEP (*(.ctors)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
292 __CTOR_END__ = .; \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
293 PROVIDE (__CTOR_END__ = .); \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
294 } > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
295
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
296 #define SECTION_dtors(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
297 .dtors _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
298 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
299 FORCE_OUTPUT; \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
300 KEEP (*crtbegin.o(.dtors)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
301 __DTOR_LIST__ = .; \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
302 PROVIDE (__DTOR_LIST__ = .); \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
303 KEEP (*(EXCLUDE_FILE (*crtend.o) .dtors)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
304 KEEP (*(SORT(.dtors.*))) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
305 KEEP (*(.dtors)) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
306 __DTOR_END__ = .; \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
307 PROVIDE (__DTOR_END__ = .); \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
308 } > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
309
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
310 #define SECTION_devtab(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
311 .devtab _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
312 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
313 FORCE_OUTPUT; \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
314 KEEP(*( SORT (.ecos.table.*))) ; \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
315 } > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
316
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
317 #define SECTION_got(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
318 _gp = ALIGN(16) + 0x7ff0; \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
319 .got _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
320 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
321 FORCE_OUTPUT; *(.got.plt) *(.got) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
322 } > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
323
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
324 #define SECTION_dynamic(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
325 .dynamic _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
326 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
327 FORCE_OUTPUT; *(.dynamic) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
328 } > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
329
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
330 /* We want the small data sections together, so single-instruction offsets
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
331 can access them all, and initialized data all before uninitialized, so
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
332 we can shorten the on-disk segment size. */
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
333
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
334 #define SECTION_sdata(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
335 .sdata _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
336 { \
795
db69ea2c9293 Update various .ld and .ldi files to cope with C++ and fix some typos.
nickg
parents: 629
diff changeset
337 FORCE_OUTPUT; *(.sdata) *(.sdata.*) *(.gnu.linkonce.s*) \
629
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
338 } > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
339
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
340 #define SECTION_lit8(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
341 .lit8 _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
342 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
343 FORCE_OUTPUT; *(.lit8) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
344 } > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
345
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
346 #define SECTION_lit4(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
347 .lit4 : FOLLOWING(.lit8) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
348 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
349 FORCE_OUTPUT; *(.lit4) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
350 } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
351 __ram_data_end = .; _edata = . ; \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
352 PROVIDE (edata = .);
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
353
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
354 #define SECTION_sbss(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
355 __bss_start = .; _fbss = .; \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
356 .sbss _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
357 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
358 FORCE_OUTPUT; *(.dynsbss) *(.sbss) *(.sbss.*) *(.scommon) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
359 } > _region_
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
360
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
361 #define SECTION_bss(_region_, _vma_, _lma_) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
362 .bss _vma_ : _lma_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
363 { \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
364 *(.dynbss) *(.bss) *(.bss.*) *(COMMON) \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
365 } > _region_ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
366 __bss_end = .;
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
367
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
368 /* The /DISCARD/ section ensures that the output will not contain a
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
369 * .mdebug section as it confuses GDB. This is a workaround for CR 100804.
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
370 */
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
371
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
372 #define SECTIONS_END . = ALIGN(4); _end = .; PROVIDE (end = .); \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
373 /* Stabs debugging sections. */ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
374 .stab 0 : { *(.stab) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
375 .stabstr 0 : { *(.stabstr) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
376 .stab.excl 0 : { *(.stab.excl) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
377 .stab.exclstr 0 : { *(.stab.exclstr) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
378 .stab.index 0 : { *(.stab.index) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
379 .stab.indexstr 0 : { *(.stab.indexstr) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
380 .comment 0 : { *(.comment) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
381 /* DWARF debug sections. \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
382 Symbols in the DWARF debugging sections are relative to \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
383 the beginning of the section so we begin them at 0. */ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
384 /* DWARF 1 */ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
385 .debug 0 : { *(.debug) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
386 .line 0 : { *(.line) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
387 /* GNU DWARF 1 extensions */ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
388 .debug_srcinfo 0 : { *(.debug_srcinfo) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
389 .debug_sfnames 0 : { *(.debug_sfnames) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
390 /* DWARF 1.1 and DWARF 2 */ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
391 .debug_aranges 0 : { *(.debug_aranges) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
392 .debug_pubnames 0 : { *(.debug_pubnames) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
393 /* DWARF 2 */ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
394 .debug_info 0 : { *(.debug_info) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
395 .debug_abbrev 0 : { *(.debug_abbrev) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
396 .debug_line 0 : { *(.debug_line) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
397 .debug_frame 0 : { *(.debug_frame) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
398 .debug_str 0 : { *(.debug_str) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
399 .debug_loc 0 : { *(.debug_loc) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
400 .debug_macinfo 0 : { *(.debug_macinfo) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
401 /* SGI/MIPS DWARF 2 extensions */ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
402 .debug_weaknames 0 : { *(.debug_weaknames) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
403 .debug_funcnames 0 : { *(.debug_funcnames) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
404 .debug_typenames 0 : { *(.debug_typenames) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
405 .debug_varnames 0 : { *(.debug_varnames) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
406 /* These must appear regardless of . */ \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
407 .gptab.sdata : { *(.gptab.data) *(.gptab.sdata) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
408 .gptab.sbss : { *(.gptab.bss) *(.gptab.sbss) } \
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
409 /DISCARD/ 0 : { *(.mdebug) }
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
410
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
411 #include CYGHWR_MEMORY_LAYOUT_LDI
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
412
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
413 hal_vsr_table = 0x80000300;
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
414 hal_virtual_vector_table = 0x80000400;
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
415
e6da0776b0a4 Add IDT MIPS IDT79RC32334 port
jlarmour
parents:
diff changeset
416 // EOF mips_idt32334.ld