Mercurial > ecos-v3_0-branch
annotate packages/hal/mips/arch/current/include/hal_intr.h @ 124:0ec04793409a ecos-sw-2000-09-11
Merge from eCos master repository on 2000-09-11-03:00:13-BST
| author | jlarmour |
|---|---|
| date | Mon, 11 Sep 2000 02:42:46 +0000 |
| parents | 02ea4320376c |
| children | 518f42066aba |
| rev | line source |
|---|---|
| 0 | 1 #ifndef CYGONCE_HAL_HAL_INTR_H |
| 2 #define CYGONCE_HAL_HAL_INTR_H | |
| 3 | |
| 2 | 4 //========================================================================== |
| 0 | 5 // |
| 2 | 6 // hal_intr.h |
| 0 | 7 // |
| 2 | 8 // HAL Interrupt and clock support |
| 0 | 9 // |
| 2 | 10 //========================================================================== |
| 0 | 11 //####COPYRIGHTBEGIN#### |
|
64
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
12 // |
|
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
13 // ------------------------------------------- |
|
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
14 // The contents of this file are subject to the Red Hat eCos Public License |
|
66
bf00f99aec69
Merge from eCos master repository on 2000-02-02-19:16:44-GMT
jlarmour
parents:
64
diff
changeset
|
15 // Version 1.1 (the "License"); you may not use this file except in |
|
64
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
16 // compliance with the License. You may obtain a copy of the License at |
|
66
bf00f99aec69
Merge from eCos master repository on 2000-02-02-19:16:44-GMT
jlarmour
parents:
64
diff
changeset
|
17 // http://www.redhat.com/ |
|
64
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
18 // |
|
66
bf00f99aec69
Merge from eCos master repository on 2000-02-02-19:16:44-GMT
jlarmour
parents:
64
diff
changeset
|
19 // Software distributed under the License is distributed on an "AS IS" |
|
64
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
20 // basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the |
|
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
21 // License for the specific language governing rights and limitations under |
|
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
22 // the License. |
|
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
23 // |
|
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
24 // The Original Code is eCos - Embedded Configurable Operating System, |
|
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
25 // released September 30, 1998. |
|
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
26 // |
|
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
27 // The Initial Developer of the Original Code is Red Hat. |
|
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
28 // Portions created by Red Hat are |
|
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
29 // Copyright (C) 1998, 1999, 2000 Red Hat, Inc. |
|
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
30 // All Rights Reserved. |
|
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
31 // ------------------------------------------- |
|
c38311975d4f
Merge from eCos master repository on 2000-01-28-04:28:11-GMT
jlarmour
parents:
60
diff
changeset
|
32 // |
| 0 | 33 //####COPYRIGHTEND#### |
| 2 | 34 //========================================================================== |
| 0 | 35 //#####DESCRIPTIONBEGIN#### |
| 36 // | |
| 2 | 37 // Author(s): nickg |
| 38 // Contributors: nickg, jskov, | |
| 39 // gthomas, jlarmour | |
| 40 // Date: 1999-02-16 | |
| 41 // Purpose: Define Interrupt support | |
| 42 // Description: The macros defined here provide the HAL APIs for handling | |
| 43 // interrupts and the clock. | |
| 0 | 44 // |
| 45 // Usage: | |
| 2 | 46 // #include <cyg/hal/hal_intr.h> |
| 47 // ... | |
| 48 // | |
| 0 | 49 // |
| 50 //####DESCRIPTIONEND#### | |
| 51 // | |
| 2 | 52 //========================================================================== |
| 0 | 53 |
| 54 #include <pkgconf/hal.h> | |
| 55 | |
| 56 #include <cyg/infra/cyg_type.h> | |
| 57 #include <cyg/hal/hal_io.h> | |
| 58 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
59 #include <cyg/hal/var_intr.h> |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
60 |
| 2 | 61 //-------------------------------------------------------------------------- |
| 62 // MIPS vectors. | |
| 0 | 63 |
| 2 | 64 // These are the exception codes presented in the Cause register and |
| 65 // correspond to VSRs. These values are the ones to use for HAL_VSR_GET/SET | |
| 0 | 66 |
| 2 | 67 // External interrupt |
| 68 #define CYGNUM_HAL_VECTOR_INTERRUPT 0 | |
| 69 // TLB modification exception | |
| 70 #define CYGNUM_HAL_VECTOR_TLB_MOD 1 | |
| 71 // TLB miss (Load or IFetch) | |
| 72 #define CYGNUM_HAL_VECTOR_TLB_LOAD_REFILL 2 | |
| 73 // TLB miss (Store) | |
| 74 #define CYGNUM_HAL_VECTOR_TLB_STORE_REFILL 3 | |
| 75 // Address error (Load or Ifetch) | |
| 76 #define CYGNUM_HAL_VECTOR_LOAD_ADDRESS 4 | |
| 77 // Address error (store) | |
| 78 #define CYGNUM_HAL_VECTOR_STORE_ADDRESS 5 | |
| 79 // Bus error (Ifetch) | |
| 80 #define CYGNUM_HAL_VECTOR_IBE 6 | |
| 81 // Bus error (data load or store) | |
| 82 #define CYGNUM_HAL_VECTOR_DBE 7 | |
| 83 // System call | |
| 84 #define CYGNUM_HAL_VECTOR_SYSTEM_CALL 8 | |
| 85 // Break point | |
| 86 #define CYGNUM_HAL_VECTOR_BREAKPOINT 9 | |
| 87 // Reserved instruction | |
| 88 #define CYGNUM_HAL_VECTOR_RESERVED_INSTRUCTION 10 | |
| 89 // Coprocessor unusable | |
| 90 #define CYGNUM_HAL_VECTOR_COPROCESSOR 11 | |
| 91 // Arithmetic overflow | |
| 92 #define CYGNUM_HAL_VECTOR_OVERFLOW 12 | |
| 93 // Reserved | |
| 94 #define CYGNUM_HAL_VECTOR_RESERVED_13 13 | |
|
90
70190fa0fe10
Merge from eCos master repository on 2000-05-19-07:47:03-BST
jlarmour
parents:
66
diff
changeset
|
95 // Division-by-zero [reserved vector] |
|
70190fa0fe10
Merge from eCos master repository on 2000-05-19-07:47:03-BST
jlarmour
parents:
66
diff
changeset
|
96 // This is caused by 'trap 0x7' which GCC puts in the code to check |
|
70190fa0fe10
Merge from eCos master repository on 2000-05-19-07:47:03-BST
jlarmour
parents:
66
diff
changeset
|
97 // for division by zero. The break_vsr_springboard in vectors.S is the |
|
70190fa0fe10
Merge from eCos master repository on 2000-05-19-07:47:03-BST
jlarmour
parents:
66
diff
changeset
|
98 // only caller of this vector. |
|
70190fa0fe10
Merge from eCos master repository on 2000-05-19-07:47:03-BST
jlarmour
parents:
66
diff
changeset
|
99 #define CYGNUM_HAL_VECTOR_DIV_BY_ZERO 14 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
100 // Floating point exception |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
101 #ifdef CYGHWR_HAL_MIPS_FPU |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
102 #define CYGNUM_HAL_VECTOR_FPE 15 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
103 #endif |
| 0 | 104 |
| 2 | 105 #define CYGNUM_HAL_VSR_MIN 0 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
106 #define CYGNUM_HAL_VSR_MAX 15 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
107 #define CYGNUM_HAL_VSR_COUNT 16 |
| 2 | 108 |
| 109 // Exception vectors. These are the values used when passed out to an | |
| 110 // external exception handler using cyg_hal_deliver_exception() | |
| 0 | 111 |
| 2 | 112 #define CYGNUM_HAL_EXCEPTION_DATA_TLBERROR_ACCESS CYGNUM_HAL_VECTOR_TLB_MOD |
| 113 #define CYGNUM_HAL_EXCEPTION_DATA_TLBMISS_ACCESS \ | |
| 114 CYGNUM_HAL_VECTOR_TLB_LOAD_REFILL | |
| 115 #define CYGNUM_HAL_EXCEPTION_DATA_TLBMISS_WRITE \ | |
| 116 CYGNUM_HAL_VECTOR_TLB_STORE_REFILL | |
| 117 #define CYGNUM_HAL_EXCEPTION_DATA_UNALIGNED_ACCESS \ | |
| 118 CYGNUM_HAL_VECTOR_LOAD_ADDRESS | |
| 119 #define CYGNUM_HAL_EXCEPTION_DATA_UNALIGNED_WRITE \ | |
| 120 CYGNUM_HAL_VECTOR_STORE_ADDRESS | |
| 121 #define CYGNUM_HAL_EXCEPTION_CODE_ACCESS CYGNUM_HAL_VECTOR_IBE | |
| 122 #define CYGNUM_HAL_EXCEPTION_DATA_ACCESS CYGNUM_HAL_VECTOR_DBE | |
| 123 #define CYGNUM_HAL_EXCEPTION_SYSTEM_CALL CYGNUM_HAL_VECTOR_SYSTEM_CALL | |
| 124 #define CYGNUM_HAL_EXCEPTION_INSTRUCTION_BP CYGNUM_HAL_VECTOR_BREAKPOINT | |
| 125 #define CYGNUM_HAL_EXCEPTION_ILLEGAL_INSTRUCTION \ | |
| 126 CYGNUM_HAL_VECTOR_RESERVED_INSTRUCTION | |
| 127 #define CYGNUM_HAL_EXCEPTION_COPROCESSOR CYGNUM_HAL_VECTOR_COPROCESSOR | |
| 128 #define CYGNUM_HAL_EXCEPTION_OVERFLOW CYGNUM_HAL_VECTOR_OVERFLOW | |
|
90
70190fa0fe10
Merge from eCos master repository on 2000-05-19-07:47:03-BST
jlarmour
parents:
66
diff
changeset
|
129 #define CYGNUM_HAL_EXCEPTION_DIV_BY_ZERO CYGNUM_HAL_VECTOR_DIV_BY_ZERO |
|
124
0ec04793409a
Merge from eCos master repository on 2000-09-11-03:00:13-BST
jlarmour
parents:
112
diff
changeset
|
130 #define CYGNUM_HAL_EXCEPTION_FPU CYGNUM_HAL_VECTOR_FPE |
| 2 | 131 |
|
112
02ea4320376c
Merge from eCos master repository on 2000-07-21-21:01:39-BST
jlarmour
parents:
90
diff
changeset
|
132 #define CYGNUM_HAL_EXCEPTION_INTERRUPT CYGNUM_HAL_VECTOR_BREAKPOINT |
|
02ea4320376c
Merge from eCos master repository on 2000-07-21-21:01:39-BST
jlarmour
parents:
90
diff
changeset
|
133 |
| 2 | 134 // Min/Max exception numbers and how many there are |
| 135 #define CYGNUM_HAL_EXCEPTION_MIN 1 | |
|
60
3836136e7743
Merge from eCos master repository on 1999-12-17-19:44:58-GMT
jlarmour
parents:
18
diff
changeset
|
136 #define CYGNUM_HAL_EXCEPTION_MAX CYGNUM_HAL_VSR_MAX |
|
3836136e7743
Merge from eCos master repository on 1999-12-17-19:44:58-GMT
jlarmour
parents:
18
diff
changeset
|
137 #define CYGNUM_HAL_EXCEPTION_COUNT CYGNUM_HAL_VSR_MAX |
| 0 | 138 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
139 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
140 #ifndef CYGHWR_HAL_INTERRUPT_VECTORS_DEFINED |
| 0 | 141 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
142 // the default for all MIPS variants is to use the 6 bits |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
143 // in the cause register. |
| 0 | 144 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
145 #define CYGNUM_HAL_INTERRUPT_0 0 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
146 #define CYGNUM_HAL_INTERRUPT_1 1 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
147 #define CYGNUM_HAL_INTERRUPT_2 2 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
148 #define CYGNUM_HAL_INTERRUPT_3 3 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
149 #define CYGNUM_HAL_INTERRUPT_4 4 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
150 #define CYGNUM_HAL_INTERRUPT_5 5 |
| 0 | 151 |
| 2 | 152 // Min/Max ISR numbers and how many there are |
| 153 #define CYGNUM_HAL_ISR_MIN 0 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
154 #define CYGNUM_HAL_ISR_MAX 5 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
155 #define CYGNUM_HAL_ISR_COUNT 6 |
| 0 | 156 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
157 // The vector used by the Real time clock. The default here is to use |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
158 // interrupt 5, which is connected to the counter/comparator registers |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
159 // in many MIPS variants. |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
160 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
161 #ifndef CYGNUM_HAL_INTERRUPT_RTC |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
162 #define CYGNUM_HAL_INTERRUPT_RTC CYGNUM_HAL_INTERRUPT_5 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
163 #endif |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
164 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
165 #define CYGHWR_HAL_INTERRUPT_VECTORS_DEFINED |
| 0 | 166 |
| 167 #endif | |
| 168 | |
| 2 | 169 //-------------------------------------------------------------------------- |
| 0 | 170 // Static data used by HAL |
| 171 | |
| 172 // ISR tables | |
| 2 | 173 externC volatile CYG_ADDRESS hal_interrupt_handlers[CYGNUM_HAL_ISR_COUNT]; |
| 174 externC volatile CYG_ADDRWORD hal_interrupt_data[CYGNUM_HAL_ISR_COUNT]; | |
| 175 externC volatile CYG_ADDRESS hal_interrupt_objects[CYGNUM_HAL_ISR_COUNT]; | |
| 0 | 176 |
| 177 // VSR table | |
| 2 | 178 externC volatile CYG_ADDRESS hal_vsr_table[CYGNUM_HAL_VSR_MAX+1]; |
| 0 | 179 |
| 2 | 180 //-------------------------------------------------------------------------- |
| 0 | 181 // Default ISR |
|
10
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
182 // The #define is used to test whether this routine exists, and to allow |
|
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
183 // us to call it. |
| 0 | 184 |
| 185 externC cyg_uint32 hal_default_isr(CYG_ADDRWORD vector, CYG_ADDRWORD data); | |
| 186 | |
|
10
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
187 #define HAL_DEFAULT_ISR hal_default_isr |
|
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
188 |
| 2 | 189 //-------------------------------------------------------------------------- |
| 0 | 190 // Interrupt state storage |
| 191 | |
| 192 typedef cyg_uint32 CYG_INTERRUPT_STATE; | |
| 193 | |
| 2 | 194 //-------------------------------------------------------------------------- |
| 0 | 195 // Interrupt control macros |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
196 // Beware of nops in this code. They fill delay slots and avoid CP0 hazards |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
197 // that might otherwise cause following code to run in the wrong state or |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
198 // cause a resource conflict. |
| 0 | 199 |
| 200 #define HAL_DISABLE_INTERRUPTS(_old_) \ | |
| 201 { \ | |
| 202 asm volatile ( \ | |
| 203 "mfc0 $8,$12; nop;" \ | |
| 204 "move %0,$8;" \ | |
| 205 "and $8,$8,0XFFFFFFFE;" \ | |
| 206 "mtc0 $8,$12;" \ | |
| 207 "nop; nop; nop;" \ | |
| 208 "and %0,%0,0X1;" \ | |
| 209 : "=r"(_old_) \ | |
| 210 : \ | |
| 211 : "$8" \ | |
| 212 ); \ | |
| 213 } | |
| 214 | |
| 215 #define HAL_ENABLE_INTERRUPTS() \ | |
| 216 { \ | |
| 217 asm volatile ( \ | |
| 218 "mfc0 $8,$12; nop;" \ | |
| 219 "or $8,$8,1;" \ | |
| 220 "mtc0 $8,$12;" \ | |
| 221 "nop; nop; nop;" \ | |
| 222 : \ | |
| 223 : \ | |
| 224 : "$8" \ | |
| 225 ); \ | |
| 226 } | |
| 227 | |
| 228 #define HAL_RESTORE_INTERRUPTS(_old_) \ | |
| 229 { \ | |
| 230 asm volatile ( \ | |
| 231 "mfc0 $8,$12; nop;" \ | |
| 232 "and %0,%0,0x1;" \ | |
| 233 "or $8,$8,%0;" \ | |
| 234 "mtc0 $8,$12;" \ | |
| 235 "nop; nop; nop;" \ | |
| 236 : \ | |
| 237 : "r"(_old_) \ | |
| 238 : "$8" \ | |
| 239 ); \ | |
| 240 } | |
| 241 | |
| 242 #define HAL_QUERY_INTERRUPTS( _state_ ) \ | |
| 243 { \ | |
| 244 asm volatile ( \ | |
| 245 "mfc0 %0,$12; nop;" \ | |
| 246 "and %0,%0,0x1;" \ | |
| 247 : "=r"(_state_) \ | |
| 248 : \ | |
| 249 : "$8" \ | |
| 250 ); \ | |
| 251 } | |
| 252 | |
| 2 | 253 //-------------------------------------------------------------------------- |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
254 // Routine to execute DSRs using separate interrupt stack |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
255 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
256 #ifdef CYGIMP_HAL_COMMON_INTERRUPTS_USE_INTERRUPT_STACK |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
257 externC void hal_interrupt_stack_call_pending_DSRs(void); |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
258 #define HAL_INTERRUPT_STACK_CALL_PENDING_DSRS() \ |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
259 hal_interrupt_stack_call_pending_DSRs() |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
260 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
261 // these are offered solely for stack usage testing |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
262 // if they are not defined, then there is no interrupt stack. |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
263 #define HAL_INTERRUPT_STACK_BASE cyg_interrupt_stack_base |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
264 #define HAL_INTERRUPT_STACK_TOP cyg_interrupt_stack |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
265 // use them to declare these extern however you want: |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
266 // extern char HAL_INTERRUPT_STACK_BASE[]; |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
267 // extern char HAL_INTERRUPT_STACK_TOP[]; |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
268 // is recommended |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
269 #endif |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
270 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
271 //-------------------------------------------------------------------------- |
| 0 | 272 // Vector translation. |
| 273 // For chained interrupts we only have a single vector though which all | |
| 274 // are passed. For unchained interrupts we have a vector per interrupt. | |
| 275 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
276 #ifndef HAL_TRANSLATE_VECTOR |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
277 |
| 0 | 278 #if defined(CYGIMP_HAL_COMMON_INTERRUPTS_CHAIN) |
| 279 | |
| 280 #define HAL_TRANSLATE_VECTOR(_vector_,_index_) (_index_) = 0 | |
| 281 | |
| 282 #else | |
| 283 | |
| 284 #define HAL_TRANSLATE_VECTOR(_vector_,_index_) (_index_) = (_vector_) | |
| 285 | |
| 286 #endif | |
| 287 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
288 #endif |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
289 |
| 2 | 290 //-------------------------------------------------------------------------- |
| 0 | 291 // Interrupt and VSR attachment macros |
| 292 | |
| 2 | 293 #define HAL_INTERRUPT_IN_USE( _vector_, _state_) \ |
| 294 CYG_MACRO_START \ | |
| 295 cyg_uint32 _index_; \ | |
| 296 HAL_TRANSLATE_VECTOR ((_vector_), _index_); \ | |
| 297 \ | |
|
10
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
298 if( hal_interrupt_handlers[_index_] == (CYG_ADDRESS)HAL_DEFAULT_ISR ) \ |
| 2 | 299 (_state_) = 0; \ |
| 300 else \ | |
| 301 (_state_) = 1; \ | |
| 302 CYG_MACRO_END | |
| 303 | |
| 304 #define HAL_INTERRUPT_ATTACH( _vector_, _isr_, _data_, _object_ ) \ | |
| 305 { \ | |
| 306 cyg_uint32 _index_; \ | |
| 307 HAL_TRANSLATE_VECTOR( _vector_, _index_ ); \ | |
| 308 \ | |
|
10
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
309 if( hal_interrupt_handlers[_index_] == (CYG_ADDRESS)HAL_DEFAULT_ISR ) \ |
| 2 | 310 { \ |
| 311 hal_interrupt_handlers[_index_] = (CYG_ADDRESS)_isr_; \ | |
| 312 hal_interrupt_data[_index_] = (CYG_ADDRWORD)_data_; \ | |
| 313 hal_interrupt_objects[_index_] = (CYG_ADDRESS)_object_; \ | |
| 314 } \ | |
| 0 | 315 } |
| 316 | |
| 317 #define HAL_INTERRUPT_DETACH( _vector_, _isr_ ) \ | |
| 318 { \ | |
| 319 cyg_uint32 _index_; \ | |
| 320 HAL_TRANSLATE_VECTOR( _vector_, _index_ ); \ | |
| 321 \ | |
| 322 if( hal_interrupt_handlers[_index_] == (CYG_ADDRESS)_isr_ ) \ | |
| 323 { \ | |
|
10
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
324 hal_interrupt_handlers[_index_] = (CYG_ADDRESS)HAL_DEFAULT_ISR; \ |
| 0 | 325 hal_interrupt_data[_index_] = 0; \ |
| 326 hal_interrupt_objects[_index_] = 0; \ | |
| 327 } \ | |
| 328 } | |
| 329 | |
| 330 #define HAL_VSR_GET( _vector_, _pvsr_ ) \ | |
| 331 *(_pvsr_) = (void (*)())hal_vsr_table[_vector_]; | |
| 332 | |
| 333 | |
| 2 | 334 #define HAL_VSR_SET( _vector_, _vsr_, _poldvsr_ ) CYG_MACRO_START \ |
| 335 if( _poldvsr_ != NULL) \ | |
| 336 *(CYG_ADDRESS *)_poldvsr_ = (CYG_ADDRESS)hal_vsr_table[_vector_]; \ | |
| 337 hal_vsr_table[_vector_] = (CYG_ADDRESS)_vsr_; \ | |
| 338 CYG_MACRO_END | |
| 339 | |
| 340 // This is an ugly name, but what it means is: grab the VSR back to eCos | |
| 341 // internal handling, or if you like, the default handler. But if | |
| 342 // cooperating with GDB and CygMon, the default behaviour is to pass most | |
| 343 // exceptions to CygMon. This macro undoes that so that eCos handles the | |
| 344 // exception. So use it with care. | |
| 0 | 345 |
| 2 | 346 externC void __default_exception_vsr(void); |
| 347 externC void __default_interrupt_vsr(void); | |
|
90
70190fa0fe10
Merge from eCos master repository on 2000-05-19-07:47:03-BST
jlarmour
parents:
66
diff
changeset
|
348 externC void __break_vsr_springboard(void); |
| 2 | 349 |
| 350 #define HAL_VSR_SET_TO_ECOS_HANDLER( _vector_, _poldvsr_ ) CYG_MACRO_START \ | |
| 351 HAL_VSR_SET( _vector_, _vector_ == CYGNUM_HAL_VECTOR_INTERRUPT \ | |
| 352 ? (CYG_ADDRESS)__default_interrupt_vsr \ | |
|
90
70190fa0fe10
Merge from eCos master repository on 2000-05-19-07:47:03-BST
jlarmour
parents:
66
diff
changeset
|
353 : _vector_ == CYGNUM_HAL_VECTOR_BREAKPOINT \ |
|
70190fa0fe10
Merge from eCos master repository on 2000-05-19-07:47:03-BST
jlarmour
parents:
66
diff
changeset
|
354 ? (CYG_ADDRESS)__break_vsr_springboard \ |
|
70190fa0fe10
Merge from eCos master repository on 2000-05-19-07:47:03-BST
jlarmour
parents:
66
diff
changeset
|
355 : (CYG_ADDRESS)__default_exception_vsr, \ |
| 2 | 356 _poldvsr_ ); \ |
| 357 CYG_MACRO_END | |
| 358 | |
| 359 //-------------------------------------------------------------------------- | |
| 0 | 360 // Interrupt controller access |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
361 // The default code here simply uses the fields present in the CP0 status |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
362 // and cause registers to implement this functionality. |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
363 // Beware of nops in this code. They fill delay slots and avoid CP0 hazards |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
364 // that might otherwise cause following code to run in the wrong state or |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
365 // cause a resource conflict. |
| 0 | 366 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
367 #ifndef CYGHWR_HAL_INTERRUPT_CONTROLLER_ACCESS_DEFINED |
| 0 | 368 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
369 #define HAL_INTERRUPT_MASK( _vector_ ) \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
370 CYG_MACRO_START \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
371 asm volatile ( \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
372 "mfc0 $3,$12\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
373 "la $2,0x00000400\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
374 "sllv $2,$2,%0\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
375 "nor $2,$2,$0\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
376 "and $3,$3,$2\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
377 "mtc0 $3,$12\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
378 "nop; nop; nop\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
379 : \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
380 : "r"(_vector_) \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
381 : "$2", "$3" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
382 ); \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
383 CYG_MACRO_END |
| 0 | 384 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
385 #define HAL_INTERRUPT_UNMASK( _vector_ ) \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
386 CYG_MACRO_START \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
387 asm volatile ( \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
388 "mfc0 $3,$12\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
389 "la $2,0x00000400\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
390 "sllv $2,$2,%0\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
391 "or $3,$3,$2\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
392 "mtc0 $3,$12\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
393 "nop; nop; nop\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
394 : \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
395 : "r"(_vector_) \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
396 : "$2", "$3" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
397 ); \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
398 CYG_MACRO_END |
| 0 | 399 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
400 #define HAL_INTERRUPT_ACKNOWLEDGE( _vector_ ) \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
401 CYG_MACRO_START \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
402 asm volatile ( \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
403 "mfc0 $3,$13\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
404 "la $2,0x00000400\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
405 "sllv $2,$2,%0\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
406 "nor $2,$2,$0\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
407 "and $3,$3,$2\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
408 "mtc0 $3,$13\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
409 "nop; nop; nop\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
410 : \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
411 : "r"(_vector_) \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
412 : "$2", "$3" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
413 ); \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
414 CYG_MACRO_END |
| 0 | 415 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
416 #define HAL_INTERRUPT_CONFIGURE( _vector_, _level_, _up_ ) |
| 0 | 417 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
418 #define HAL_INTERRUPT_SET_LEVEL( _vector_, _level_ ) |
| 0 | 419 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
420 #define CYGHWR_HAL_INTERRUPT_CONTROLLER_ACCESS_DEFINED |
| 0 | 421 |
| 422 #endif | |
| 423 | |
| 2 | 424 //-------------------------------------------------------------------------- |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
425 // Clock control. |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
426 // This code uses the count and compare registers that are present in many |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
427 // MIPS variants. |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
428 // Beware of nops in this code. They fill delay slots and avoid CP0 hazards |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
429 // that might otherwise cause following code to run in the wrong state or |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
430 // cause a resource conflict. |
| 0 | 431 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
432 #ifndef CYGHWR_HAL_CLOCK_CONTROL_DEFINED |
| 2 | 433 |
|
18
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
10
diff
changeset
|
434 externC CYG_WORD32 cyg_hal_clock_period; |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
10
diff
changeset
|
435 #define CYGHWR_HAL_CLOCK_PERIOD_DEFINED |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
10
diff
changeset
|
436 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
437 #define HAL_CLOCK_INITIALIZE( _period_ ) \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
438 CYG_MACRO_START \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
439 asm volatile ( \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
440 "mtc0 $0,$9\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
441 "nop; nop; nop\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
442 "mtc0 %0,$11\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
443 "nop; nop; nop\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
444 : \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
445 : "r"(_period_) \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
446 ); \ |
|
18
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
10
diff
changeset
|
447 cyg_hal_clock_period = _period_; \ |
| 2 | 448 CYG_MACRO_END |
| 449 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
450 #define HAL_CLOCK_RESET( _vector_, _period_ ) \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
451 CYG_MACRO_START \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
452 asm volatile ( \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
453 "mtc0 $0,$9\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
454 "nop; nop; nop\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
455 "mtc0 %0,$11\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
456 "nop; nop; nop\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
457 : \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
458 : "r"(_period_) \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
459 ); \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
460 CYG_MACRO_END |
| 2 | 461 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
462 #define HAL_CLOCK_READ( _pvalue_ ) \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
463 CYG_MACRO_START \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
464 register CYG_WORD32 result; \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
465 asm volatile ( \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
466 "mfc0 %0,$9\n" \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
467 : "=r"(result) \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
468 ); \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
469 *(_pvalue_) = result; \ |
| 2 | 470 CYG_MACRO_END |
| 471 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
472 #define CYGHWR_HAL_CLOCK_CONTROL_DEFINED |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
473 |
| 2 | 474 #endif |
| 475 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
476 #if defined(CYGVAR_KERNEL_COUNTERS_CLOCK_LATENCY) && \ |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
477 !defined(HAL_CLOCK_LATENCY) |
|
18
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
10
diff
changeset
|
478 #define HAL_CLOCK_LATENCY( _pvalue_ ) \ |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
10
diff
changeset
|
479 CYG_MACRO_START \ |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
10
diff
changeset
|
480 register CYG_WORD32 _cval_; \ |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
10
diff
changeset
|
481 HAL_CLOCK_READ(&_cval_); \ |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
10
diff
changeset
|
482 *(_pvalue_) = _cval_ - cyg_hal_clock_period; \ |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
10
diff
changeset
|
483 CYG_MACRO_END |
| 2 | 484 #endif |
| 0 | 485 |
| 2 | 486 //-------------------------------------------------------------------------- |
| 0 | 487 #endif // ifndef CYGONCE_HAL_HAL_INTR_H |
| 488 // End of hal_intr.h |
