Mercurial > ecos
annotate packages/hal/sparclite/arch/current/src/vec_ivsr.S @ 40:a3cc6665b684 ecos-sw-1999-10-01
Merge from eCos master repository on 1999-10-01-07:47:04-BST
| author | jlarmour |
|---|---|
| date | Fri, 01 Oct 1999 13:25:47 +0000 |
| parents | ece80412419a |
| children | c38311975d4f |
| rev | line source |
|---|---|
| 2 | 1 /*=========================================================================== |
| 2 // | |
| 3 // vec_ivsr.S | |
| 4 // | |
| 5 // SPARClite vectors: interrupt vector service routine | |
| 6 // | |
| 7 //=========================================================================== | |
| 8 //####COPYRIGHTBEGIN#### | |
| 9 // | |
| 10 // ------------------------------------------- | |
| 11 // The contents of this file are subject to the Cygnus eCos Public License | |
| 12 // Version 1.0 (the "License"); you may not use this file except in | |
| 13 // compliance with the License. You may obtain a copy of the License at | |
| 14 // http://sourceware.cygnus.com/ecos | |
| 15 // | |
| 16 // Software distributed under the License is distributed on an "AS IS" | |
| 17 // basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the | |
| 18 // License for the specific language governing rights and limitations under | |
| 19 // the License. | |
| 20 // | |
| 21 // The Original Code is eCos - Embedded Cygnus Operating System, released | |
| 22 // September 30, 1998. | |
| 23 // | |
| 24 // The Initial Developer of the Original Code is Cygnus. Portions created | |
| 25 // by Cygnus are Copyright (C) 1998,1999 Cygnus Solutions. All Rights Reserved. | |
| 26 // ------------------------------------------- | |
| 27 // | |
| 28 //###COPYRIGHTEND#### | |
| 29 //=========================================================================== | |
| 30 //#####DESCRIPTIONBEGIN#### | |
| 31 // | |
| 32 // Author(s): hmt | |
| 33 // Contributors: hmt | |
| 34 // Date: 1999-02-20 | |
| 35 // Purpose: SPARClite vector code | |
| 36 // Description: see vectors.S; this is the default vector service routine | |
| 37 // for interrupts. | |
| 38 // | |
| 39 //####DESCRIPTIONEND#### | |
| 40 // | |
| 41 //=========================================================================*/ | |
| 42 | |
| 43 !---------------------------------------------------------------------------- | |
| 44 | |
| 45 .file "vec_ivsr.S" | |
| 46 | |
| 47 !---------------------------------------------------------------------------- | |
| 48 | |
| 49 #include <pkgconf/system.h> | |
| 50 #include <pkgconf/hal.h> | |
| 51 | |
| 52 #ifdef CYGPKG_KERNEL | |
| 53 # include <pkgconf/kernel.h> | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
54 #else |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
55 # undef CYGIMP_HAL_COMMON_INTERRUPTS_USE_INTERRUPT_STACK |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
56 # undef CYGFUN_HAL_COMMON_KERNEL_SUPPORT |
| 2 | 57 #endif |
| 58 | |
| 59 !------------------------------------------------------------------------ | |
| 60 | |
| 61 #include <cyg/hal/vectors.h> | |
| 62 | |
| 63 #define DELAYS_AFTER_WRPSR_SAME_WINDOW | |
| 64 #define DELAYS_AFTER_WRWIM | |
| 65 | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
66 ! Macro to mark the stack as we descend, for debugging, because it is likely |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
67 ! that actually running the ISR won~t touch the stack, but the memory needs |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
68 ! to be there. Normally blank. |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
69 //#define MARKSTACKUSED st %sp, [ %sp ] |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
70 #define MARKSTACKUSED |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
71 |
| 2 | 72 !------------------------------------------------------------------------ |
| 73 | |
| 74 .text | |
| 75 | |
| 76 !--------------------------------------------------------------------------- | |
| 77 ! default interrupt VSR, which calls the appropriate ISR after scheduler | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
78 ! lock and interrupt masking, then interrupt_end(). interrupt_end() must be |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
79 ! called with interrupts enabled, on the original thread stack (no separate |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
80 ! interrupt stack) or with interrupts masked, on the original stack (when |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
81 ! separate interrupt stack is supported). |
| 2 | 82 |
| 83 .global hal_default_interrupt_vsr | |
| 84 hal_default_interrupt_vsr: | |
| 85 ! here,locals have been set up as follows: | |
| 86 ! %l0 = psr (with this CWP/window-level in it) | |
| 87 ! %l1 = pc | |
| 88 ! %l2 = npc | |
| 89 ! %l3 = vector number (1-15 for interrupts) | |
| 90 ! and we are in our own register window, though it is likely that | |
| 91 ! the next one will need to be saved before we can use it: | |
| 92 ! ie. this one is the invalid register window. | |
| 93 | |
| 94 ! must establish a safe stack before re-enabling interrupts + traps | |
| 95 and %l0, __WINBITS, %l7 ! CWP extracted | |
|
40
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
8
diff
changeset
|
96 ! no inc/dec here, so no need for special measures for not-8-windows |
| 2 | 97 mov 1, %l6 |
| 98 sll %l6, %l7, %l6 ! 1 << CWP | |
| 99 rd %wim, %l5 | |
| 100 cmp %l5, %l6 ! are they the same? | |
| 101 bne 1f ! No, so the stack is OK as is. | |
| 102 | |
| 103 ! now do by hand an overflow trap, effectively | |
| 104 mov %g1, %l7 ! (DELAY SLOT) | |
| 105 srl %l5, 1, %l5 | |
| 106 sll %l6, __WINSIZE-1, %l6 | |
| 107 or %l6, %l5, %g1 ! new WIM in %g1 so we can get it | |
| 108 ! within the save: | |
| 109 save ! Slip into next window | |
| 110 mov %g1, %wim ! Install the new wim | |
| 111 ! (invalidates current window!) | |
| 112 #ifdef DELAYS_AFTER_WRWIM | |
| 113 nop | |
| 114 nop | |
| 115 nop | |
| 116 #endif | |
| 117 | |
| 118 std %l0, [%sp + 0 * 4] ! save L & I registers | |
| 119 std %l2, [%sp + 2 * 4] | |
| 120 std %l4, [%sp + 4 * 4] | |
| 121 std %l6, [%sp + 6 * 4] | |
| 122 | |
| 123 std %i0, [%sp + 8 * 4] | |
| 124 std %i2, [%sp + 10 * 4] | |
| 125 std %i4, [%sp + 12 * 4] | |
| 126 std %i6, [%sp + 14 * 4] | |
| 127 | |
| 128 restore ! Go back to trap window. | |
| 129 mov %l7, %g1 ! Restore %g1 | |
| 130 | |
| 131 1: ! now save away the regs we must preserve | |
| 132 sub %fp, 32 * 4, %sp | |
| 133 #ifdef CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT | |
| 134 std %g0, [%sp + 16 * 4] ! save G registers | |
| 135 std %g2, [%sp + 18 * 4] ! (set %g0 place to 0 to flag special context) | |
| 136 std %g4, [%sp + 20 * 4] | |
| 137 std %g6, [%sp + 22 * 4] | |
| 138 #else // not CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT | |
| 139 std %l0, [%sp + 0 * 4] ! save L & I registers | |
| 140 std %l2, [%sp + 2 * 4] | |
| 141 std %l4, [%sp + 4 * 4] | |
| 142 std %l6, [%sp + 6 * 4] | |
| 143 | |
| 144 std %i0, [%sp + 8 * 4] | |
| 145 std %i2, [%sp + 10 * 4] | |
| 146 std %i4, [%sp + 12 * 4] | |
| 147 std %i6, [%sp + 14 * 4] | |
| 148 | |
| 149 st %g1, [%sp + 17 * 4] ! save G registers | |
| 150 std %g2, [%sp + 18 * 4] | |
| 151 std %g4, [%sp + 20 * 4] | |
| 152 std %g6, [%sp + 22 * 4] | |
| 153 | |
| 154 ! no point whatsoever in saving O registers | |
| 155 | |
| 156 ! and save the CWP in %g0 save place | |
| 157 st %l0, [%sp + 16 * 4] | |
| 158 #endif // ! CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT | |
| 159 | |
| 160 sub %sp, 24 * 4, %sp ! fresh frame including | |
| 161 ! arg spill area for callees | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
162 MARKSTACKUSED ! kilroy was here |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
163 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
164 #ifdef CYGIMP_HAL_COMMON_INTERRUPTS_USE_INTERRUPT_STACK |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
165 ! we will switch to the interrupt stack unless already running on it |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
166 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
167 .extern cyg_interrupt_stack |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
168 .extern cyg_interrupt_stack_base |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
169 set cyg_interrupt_stack, %g1 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
170 set cyg_interrupt_stack_base, %g2 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
171 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
172 cmp %sp, %g2 ! below base? |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
173 blu 1f ! if so, switch. |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
174 cmp %sp, %g1 ! below top? (DELAY SLOT) |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
175 blu 2f ! if so, DON~T switch. |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
176 nop ! (DELAY SLOT) |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
177 1: ! switch to the interrupt stack |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
178 st %sp, [ %g1 ] ! there is spare above stack |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
179 sub %g1, 24 * 4, %sp ! fresh frame including |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
180 ! arg spill area for callees |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
181 MARKSTACKUSED ! kilroy was here |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
182 2: |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
183 ! continue as before, already in the interrupt stack. |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
184 #endif // CYGIMP_HAL_COMMON_INTERRUPTS_USE_INTERRUPT_STACK |
| 2 | 185 |
| 186 #ifdef CYGFUN_HAL_COMMON_KERNEL_SUPPORT | |
| 187 ! Lock the scheduler | |
| 188 .extern SCHED_LOCK_MANGLED_NAME | |
| 189 sethi %hi(SCHED_LOCK_MANGLED_NAME), %l7 | |
| 190 ld [ %l7 + %lo(SCHED_LOCK_MANGLED_NAME) ], %l6 | |
| 191 add %l6, 1, %l6 | |
| 192 st %l6, [ %l7 + %lo(SCHED_LOCK_MANGLED_NAME) ] | |
| 193 #endif | |
| 194 | |
| 195 ! HELP_GDB_WITH_BACKTRACE | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
196 mov %i7, %l5 ! preserve it in l5 |
| 2 | 197 mov %l1, %i7 ! bogus return link here |
| 198 | |
| 199 ! and we must preserve the Y register (multiply/divide auxiliary) | |
| 200 ! over these calls; we will keep it in %l4 which is otherwise unused. | |
| 201 rd %y, %l4 | |
| 202 | |
| 203 ! Now we can reenable traps and mask off only lower prio interrupts: | |
| 204 andn %l0, 0xf00, %l7 ! clear PIL field | |
| 205 or %l7, 0x0e0, %l7 ! and ET (+S,PS) | |
| 206 sll %l3, 8, %l6 ! trap number (1-15) into PIL bitfield | |
| 207 wr %l7, %l6, %psr ! and enable! | |
| 208 #ifdef DELAYS_AFTER_WRPSR_SAME_WINDOW | |
| 209 nop | |
| 210 nop | |
| 211 nop | |
| 212 #endif | |
| 213 ! now call the ISR and so on with the appropriate args: | |
| 214 ! ie. | |
| 215 ! isr_retcode = (*(hal_interrupt_handlers[ vector ])) | |
| 216 ! ( vector, hal_interrupt_data[ vector ] ); | |
| 217 | |
| 218 ! from hal_arch.h | |
| 219 !// ISR tables | |
| 220 !CYG_ADDRESS hal_interrupt_handlers[CYGNUM_HAL_ISR_COUNT]; | |
| 221 !CYG_ADDRWORD hal_interrupt_data[CYGNUM_HAL_ISR_COUNT]; | |
| 222 !CYG_ADDRESS hal_interrupt_objects[CYGNUM_HAL_ISR_COUNT]; | |
| 223 | |
| 224 mov %l3, %o0 | |
| 225 sll %l3, 2, %l3 ! %l3 to a word offset | |
| 226 sethi %hi(hal_interrupt_data), %l7 | |
| 227 or %l7, %lo(hal_interrupt_data), %l7 | |
| 228 ld [ %l7 + %l3 ], %o1 | |
| 229 | |
| 230 sethi %hi(hal_interrupt_handlers), %l7 | |
| 231 or %l7, %lo(hal_interrupt_handlers), %l7 | |
| 232 ld [ %l7 + %l3 ], %l6 | |
| 233 call %l6 | |
| 234 nop | |
| 235 | |
| 236 #ifdef CYGFUN_HAL_COMMON_KERNEL_SUPPORT | |
| 237 ! We only need to call _interrupt_end() when there is a kernel | |
| 238 ! present to do any tidying up. | |
| 239 | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
240 #ifdef CYGIMP_HAL_COMMON_INTERRUPTS_USE_INTERRUPT_STACK |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
241 ! now we switch back to the user stack (if we~re at the top |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
242 ! of the interrupt stack). |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
243 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
244 or %l0, 0xfe0, %l7 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
245 wr %l7, %psr ! Interrupts all masked, ET |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
246 #ifdef DELAYS_AFTER_WRPSR_SAME_WINDOW |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
247 nop |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
248 nop |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
249 nop |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
250 #endif |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
251 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
252 .extern cyg_interrupt_stack |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
253 set cyg_interrupt_stack - (24 * 4), %g1 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
254 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
255 cmp %sp, %g1 ! is SP less? |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
256 blu 1f ! if so, do not change back |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
257 nop |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
258 ! switch to the thread stack |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
259 ld [ %g1 + (24 * 4) ], %sp ! there is spare above stack |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
260 1: |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
261 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
262 #else // CYGIMP_HAL_COMMON_INTERRUPTS_USE_INTERRUPT_STACK |
| 2 | 263 ! First restore the processor interrupt level to that interrupted |
| 264 ! (otherwise a task-switch runs at the current PIL) on the assumption | |
| 265 ! that the ISR dealt with the interrupt source per se, so it is safe | |
| 266 ! to unmask it, effectively: | |
| 267 or %l0, 0x0e0, %l7 ! original PSR and ET (+S,PS) | |
| 268 wr %l7, %psr ! and enable! | |
| 269 #ifdef DELAYS_AFTER_WRPSR_SAME_WINDOW | |
| 270 nop | |
| 271 nop | |
| 272 nop | |
| 273 #endif | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
274 #endif // CYGIMP_HAL_COMMON_INTERRUPTS_USE_INTERRUPT_STACK |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
275 |
| 2 | 276 ! then call interrupt_end( isr_retcode, &intr_object, ®save ) |
| 277 ! to unlock the scheduler and do any rescheduling that~s needed. | |
| 278 ! argument 0 (isr_retcode) is already in place in %o0 | |
| 279 sethi %hi(hal_interrupt_objects), %l7 | |
| 280 or %l7, %lo(hal_interrupt_objects), %l7 | |
| 281 ld [ %l7 + %l3 ], %o1 | |
| 282 add %sp, 24 * 4, %o2 ! saved regset (maybe tiny) | |
| 283 | |
| 284 .extern interrupt_end | |
| 285 call interrupt_end | |
| 286 nop | |
| 287 #endif | |
| 288 | |
| 289 ! restore the Y register having done our callouts to C | |
| 290 wr %l4, %y | |
| 291 | |
| 292 ! We can reinstall the original CWP here; even if interrupt_end() | |
| 293 ! performed a reschedule (ie. yield/resume pair) we will be in the | |
| 294 ! same window. The window is preserved by reschedule precisely | |
| 295 ! because it is impossible atomically to disable traps here without | |
| 296 ! involving a CWP living in a register for a time when other | |
| 297 ! interrupts may occur. | |
| 298 | |
| 299 ! disable traps (using the saved psr is fastest way) | |
| 300 wr %l0, %psr ! restores flags, disables traps, and old PIL | |
| 301 #ifdef DELAYS_AFTER_WRPSR_SAME_WINDOW | |
| 302 nop | |
| 303 nop | |
| 304 nop | |
| 305 #endif | |
| 306 | |
| 307 ! HELP_GDB_WITH_BACKTRACE | |
| 308 mov %l5, %i7 ! restore (unused) return link | |
| 309 | |
| 310 ! and restore other saved regs | |
| 311 ! (see CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT) | |
| 312 add %sp, 24 * 4, %sp ! undo fresh frame | |
| 313 | |
| 314 ld [%sp + 17 * 4], %g1 ! restore G registers | |
| 315 ldd [%sp + 18 * 4], %g2 | |
| 316 ldd [%sp + 20 * 4], %g4 | |
| 317 ldd [%sp + 22 * 4], %g6 | |
| 318 | |
| 319 ! and do NOT restore any other registers L, I or O | |
| 320 | |
| 321 ! Now test for window underflow here and fix up if needs be. | |
| 322 ! | |
| 323 ! Why? interrupt_end() might have yielded us, when only | |
| 324 ! its own frame was restored; its own return to us caused a | |
| 325 ! window underflow trap, as would our return to interruptee | |
| 326 ! unless we deal with it now. | |
| 327 | |
| 328 add %l0, 1, %l7 ! interruptee~s CWP plus noise | |
| 329 and %l7, __WINBITS, %l7 ! CWP only | |
|
40
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
8
diff
changeset
|
330 #if 8 == __WINSIZE |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
8
diff
changeset
|
331 ! it is in range already |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
8
diff
changeset
|
332 #else // expect 5 or 6 or 7 windows |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
8
diff
changeset
|
333 cmp %l7, __WINSIZE |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
8
diff
changeset
|
334 bge,a 567f ! taken: do delay slot, handle overflow |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
8
diff
changeset
|
335 mov 0, %l7 ! only if .ge. above |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
8
diff
changeset
|
336 567: |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
8
diff
changeset
|
337 #endif |
| 2 | 338 mov 1, %l6 |
| 339 sll %l6, %l7, %l6 ! 1 << CWP | |
| 340 rd %wim, %l5 | |
| 341 cmp %l5, %l6 ! are they the same? | |
| 342 bne 2f ! No, so the stack is OK as is. | |
| 343 | |
| 344 ! now do by hand an underflow trap, effectively | |
| 345 sll %l5, 1, %l5 ! Rotate wim left | |
| 346 srl %l6, __WINSIZE-1, %l6 | |
| 347 wr %l5, %l6, %wim | |
| 348 #ifdef DELAYS_AFTER_WRWIM | |
| 349 nop ! are these delays needed? | |
| 350 nop ! (following restore uses wim) | |
| 351 nop | |
| 352 #endif | |
| 353 restore ! Interruptee~s window | |
| 354 ldd [%sp + 0 * 4], %l0 ! restore L & I registers | |
| 355 ldd [%sp + 2 * 4], %l2 | |
| 356 ldd [%sp + 4 * 4], %l4 | |
| 357 ldd [%sp + 6 * 4], %l6 | |
| 358 | |
| 359 ldd [%sp + 8 * 4], %i0 | |
| 360 ldd [%sp + 10 * 4], %i2 | |
| 361 ldd [%sp + 12 * 4], %i4 | |
| 362 ldd [%sp + 14 * 4], %i6 | |
| 363 save ! Back to trap window | |
| 364 | |
| 365 2: ! restore the condition codes, PSR and PIL and return from trap. | |
| 366 wr %l0, %psr ! restores flags, disables traps, and old PIL | |
| 367 #ifdef DELAYS_AFTER_WRPSR_SAME_WINDOW | |
| 368 nop | |
| 369 nop | |
| 370 nop | |
| 371 #endif | |
| 372 jmpl %l1, %g0 | |
| 373 rett %l2 | |
| 374 | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
375 !---------------------------------------------------------------------------- |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
376 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
377 #ifdef CYGIMP_HAL_COMMON_INTERRUPTS_USE_INTERRUPT_STACK |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
378 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
379 ! This routine can only be called from a thread stack, maybe |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
380 ! with interrupts (but not traps) disabled. |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
381 ! It switches to the interrupt stack then calls back to the |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
382 ! kernel to execute DSRs. |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
383 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
384 .global hal_interrupt_stack_call_pending_DSRs |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
385 hal_interrupt_stack_call_pending_DSRs: |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
386 save %sp, -24 * 4, %sp |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
387 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
388 MARKSTACKUSED ! kilroy was here |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
389 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
390 ! be atomic |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
391 rd %psr, %l0 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
392 andn %l0, 0x20, %l1 ! clear ET to disable traps |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
393 wr %l1, %psr ! into the PSR |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
394 nop |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
395 nop |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
396 nop |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
397 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
398 mov %sp, %l7 ! save calling stack location |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
399 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
400 ! now switch stack to the interrupt stack, plus some headroom |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
401 ! for saving a register set if we are interrupted |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
402 .extern cyg_interrupt_stack |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
403 set cyg_interrupt_stack - 4 * 24, %sp |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
404 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
405 MARKSTACKUSED ! kilroy was here |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
406 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
407 ! and enable interrupts unconditionally to call the DSRs |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
408 or %l0, 0x0e0, %l2 ! set ET, S, PS |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
409 andn %l2, 0xf00, %l2 ! PIL to zero |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
410 wr %l2, %psr ! into the PSR |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
411 nop |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
412 nop |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
413 nop |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
414 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
415 .extern cyg_interrupt_call_pending_DSRs |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
416 call cyg_interrupt_call_pending_DSRs |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
417 nop |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
418 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
419 mov %l7, %sp ! restore calling stack |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
420 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
421 wr %l0, %psr ! restore interrupt status |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
422 nop |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
423 nop |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
424 nop |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
425 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
426 ret |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
427 restore |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
428 #endif // CYGIMP_HAL_COMMON_INTERRUPTS_USE_INTERRUPT_STACK |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
429 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
2
diff
changeset
|
430 !---------------------------------------------------------------------------- |
| 2 | 431 |
| 432 ! end of vec_ivsr.S |
