Mercurial > ecos

annotate packages/devs/adc/cortexm/stm32/current/ChangeLog @ 3031:fac7912b6449

Find changesets by keywords (author, files, the commit message), revision number or hash, or revset expression.
* cdl/adc_stm32.cdl, src/adc_stm32.c: Make sure DMA clock is enabled. Fix ADC clock divider not set in stm32_adc_init_clock. [ Bugzilla 1001215 ]
author jld
date Thu, 05 May 2011 06:51:37 +0000
parents c7609c2784f3
children 0161bba6d2a7
Ignore whitespace changes - Everywhere: Within whitespace: At end of lines:
rev   line source
3031
fac7912b6449 * cdl/adc_stm32.cdl, src/adc_stm32.c: Make sure DMA clock is enabled. Fix
jld
parents: 2913
diff changeset
1 2011-05-02 Christophe Coutand <ecos@hotmail.co.uk>
fac7912b6449 * cdl/adc_stm32.cdl, src/adc_stm32.c: Make sure DMA clock is enabled. Fix
jld
parents: 2913
diff changeset
2
fac7912b6449 * cdl/adc_stm32.cdl, src/adc_stm32.c: Make sure DMA clock is enabled. Fix
jld
parents: 2913
diff changeset
3 * cdl/adc_stm32.cdl:
fac7912b6449 * cdl/adc_stm32.cdl, src/adc_stm32.c: Make sure DMA clock is enabled. Fix
jld
parents: 2913
diff changeset
4 * src/adc_stm32.c:
fac7912b6449 * cdl/adc_stm32.cdl, src/adc_stm32.c: Make sure DMA clock is enabled. Fix
jld
parents: 2913
diff changeset
5 Make sure DMA clock is enabled. Fix ADC clock divider not set in
fac7912b6449 * cdl/adc_stm32.cdl, src/adc_stm32.c: Make sure DMA clock is enabled. Fix
jld
parents: 2913
diff changeset
6 stm32_adc_init_clock.
fac7912b6449 * cdl/adc_stm32.cdl, src/adc_stm32.c: Make sure DMA clock is enabled. Fix
jld
parents: 2913
diff changeset
7
2913
c7609c2784f3 * src/adc_stm32.c:
nickg
parents: 2842
diff changeset
8 2009-03-05 Simon Kallweit <simon.kallweit@intefo.ch>
c7609c2784f3 * src/adc_stm32.c:
nickg
parents: 2842
diff changeset
9
c7609c2784f3 * src/adc_stm32.c:
nickg
parents: 2842
diff changeset
10 * src/adc_stm32.c:
c7609c2784f3 * src/adc_stm32.c:
nickg
parents: 2842
diff changeset
11 Fixed a bug in setup and usage of the timer.
c7609c2784f3 * src/adc_stm32.c:
nickg
parents: 2842
diff changeset
12
2842
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
13 2009-02-24 Simon Kallweit <simon.kallweit@intefo.ch>
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
14
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
15 * cdl/adc_stm32.cdl:
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
16 * src/adc_stm32.c:
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
17 * src/adc1.inl:
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
18 * src/adc3.inl:
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
19 STM32 ADC driver package created.
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
20
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
21 //===========================================================================
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
22 // ####GPLCOPYRIGHTBEGIN####
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
23 // -------------------------------------------
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
24 // This file is part of eCos, the Embedded Configurable Operating System.
3031
fac7912b6449 * cdl/adc_stm32.cdl, src/adc_stm32.c: Make sure DMA clock is enabled. Fix
jld
parents: 2913
diff changeset
25 // Copyright (C) 2009, 2011 Free Software Foundation, Inc.
2842
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
26 //
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
27 // This program is free software; you can redistribute it and/or modify
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
28 // it under the terms of the GNU General Public License as published by
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
29 // the Free Software Foundation; either version 2 or (at your option) any
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
30 // later version.
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
31 //
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
32 // This program is distributed in the hope that it will be useful, but
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
33 // WITHOUT ANY WARRANTY; without even the implied warranty of
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
34 // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
35 // General Public License for more details.
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
36 //
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
37 // You should have received a copy of the GNU General Public License
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
38 // along with this program; if not, write to the
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
39 // Free Software Foundation, Inc., 51 Franklin Street,
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
40 // Fifth Floor, Boston, MA 02110-1301, USA.
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
41 // -------------------------------------------
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
42 // ####GPLCOPYRIGHTEND####
8fe6d83b6d48 Add STM32 and synthetic target ADC drivers.
nickg
parents:
diff changeset
43 //===========================================================================