Mercurial > nand-ecoscentric
annotate packages/hal/sparclite/arch/current/ChangeLog @ 46:797268ecc331 ecos-sw-1999-10-19
Merge from eCos master repository on 1999-10-19-18:55:31-BST
| author | jlarmour |
|---|---|
| date | Tue, 19 Oct 1999 19:19:52 +0000 |
| parents | a3cc6665b684 |
| children | c38311975d4f |
| rev | line source |
|---|---|
|
46
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
1 1999-10-15 Hugo Tyson <hmt@cygnus.co.uk> |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
2 |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
3 * src/vectors.S (not_window_overflow): Actually the dispatcher |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
4 into exception VSRs. Bugfix: wrong number was placed in %l3 for |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
5 call to xvsr, so for *some* types of trap, including user traps |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
6 other than those handled directly in-HAL, a vector way off the end |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
7 of the array would be used. Apparently those other types of trap |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
8 never happen, but just in case... |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
9 |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
10 1999-10-13 Hugo Tyson <hmt@cygnus.co.uk> |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
11 |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
12 * src/vectors.S: Optionally implement Multiple (rather than |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
13 Single) Vector Trapping. The config options to control this are |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
14 in the platform HAL because some SPARCs do not support SVT, where |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
15 it is optional the platform says so. This demands a variable |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
16 sized region be reserved for trampoline code or the vectors in |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
17 RAM, which is done via section .ram_vectors, defined herein. |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
18 |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
19 * src/sparclite.ld: Define SECTION_ram_vectors(...) to deal with |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
20 the new .ram_vectors section. This is to provide a variable sized |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
21 area at the start of RAM to hold either trampoline code when SVT |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
22 is selected, or a fill 4k + handlers of vectors when MVT is |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
23 selected. Previously this was bodged by pretending RAM starts at |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
24 0x4000200 in ROM startup builds. |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
25 (comment from the example .ldi files...) |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
26 The ram_vectors section is to allow some free space to copy |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
27 vectors into from the ROM. This is required to be variable size |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
28 to accomodate SVT or MVT; 80 bytes vs 4kB. Copying is not |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
29 necessary with MVT, but it is optional because it may offer |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
30 performance gains. Copying is required for SVT because the |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
31 (aligned) start of ROM contains initialization instructions. RAM |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
32 copy is used rather than leave a big gap in the ROM to get an |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
33 aligned address for the trampoline code. For RAM startup, |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
34 ram_vectors will usually be of size zero, unless MVT and copying |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
35 are enabled for memory estimation reasons. |
|
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
40
diff
changeset
|
36 |
|
40
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
37 1999-09-29 Hugo Tyson <hmt@cygnus.co.uk> |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
38 |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
39 [src/vectors.S: needed no change!] |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
40 |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
41 * include/vectors.h: Potentially accept a register window count |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
42 from the platform HAL, or according to platform selection. Make |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
43 more of the dependent macros computed. |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
44 |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
45 * src/vec_ivsr.S (hal_default_interrupt_vsr): Handle other register |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
46 window sizes correctly; particularly when handling underflow trap |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
47 by hand. |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
48 |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
49 * src/vec_xvsr.S (hal_default_exception_vsr): Handle other register |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
50 window sizes correctly; particularly when handling underflow trap |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
51 by hand. |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
52 |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
53 * src/context.S (hal_thread_load_context): Handle other register |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
54 window sizes correctly. |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
55 |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
56 * src/icontext.c (cyg_hal_sparc_get_gdb_regs): Handle other register |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
57 window sizes correctly; set up initial context differently. |
|
a3cc6665b684
Merge from eCos master repository on 1999-10-01-07:47:04-BST
jlarmour
parents:
14
diff
changeset
|
58 |
|
14
01ce82f3e11a
Merge from eCos master repository on 1999-06-11-17:05:41-BST
jlarmour
parents:
12
diff
changeset
|
59 1999-06-07 Hugo Tyson <hmt@cygnus.co.uk> |
|
01ce82f3e11a
Merge from eCos master repository on 1999-06-11-17:05:41-BST
jlarmour
parents:
12
diff
changeset
|
60 |
|
01ce82f3e11a
Merge from eCos master repository on 1999-06-11-17:05:41-BST
jlarmour
parents:
12
diff
changeset
|
61 * include/hal_arch.h (hal_jmp_buf): force this to be 64-bit |
|
01ce82f3e11a
Merge from eCos master repository on 1999-06-11-17:05:41-BST
jlarmour
parents:
12
diff
changeset
|
62 aligned so that std ops in hal_setjmp(), hal_longjmp() work. |
|
01ce82f3e11a
Merge from eCos master repository on 1999-06-11-17:05:41-BST
jlarmour
parents:
12
diff
changeset
|
63 |
|
12
4cc3eff958ab
Merge from eCos master repository on 1999-06-04-22:24:56-BST
jlarmour
parents:
8
diff
changeset
|
64 1999-06-03 Hugo Tyson <hmt@cygnus.co.uk> |
|
4cc3eff958ab
Merge from eCos master repository on 1999-06-04-22:24:56-BST
jlarmour
parents:
8
diff
changeset
|
65 |
|
4cc3eff958ab
Merge from eCos master repository on 1999-06-04-22:24:56-BST
jlarmour
parents:
8
diff
changeset
|
66 * src/hal_boot.c: Add a dummy __gccmain() to prevent ctors being |
|
4cc3eff958ab
Merge from eCos master repository on 1999-06-04-22:24:56-BST
jlarmour
parents:
8
diff
changeset
|
67 called twice. This seems to be a recent compiler change: |
|
4cc3eff958ab
Merge from eCos master repository on 1999-06-04-22:24:56-BST
jlarmour
parents:
8
diff
changeset
|
68 [from gcc/ChangeLog] |
|
4cc3eff958ab
Merge from eCos master repository on 1999-06-04-22:24:56-BST
jlarmour
parents:
8
diff
changeset
|
69 Sat May 22 18:18:43 1999 Jason Merrill <jason@yorick.cygnus.com> |
|
4cc3eff958ab
Merge from eCos master repository on 1999-06-04-22:24:56-BST
jlarmour
parents:
8
diff
changeset
|
70 * sparc/liteelf.h: Handle ctors like MIPS crosses. |
|
4cc3eff958ab
Merge from eCos master repository on 1999-06-04-22:24:56-BST
jlarmour
parents:
8
diff
changeset
|
71 * sparc/lite.h (STARTFILE_SPEC, LIB_SPEC): Define to "". |
|
4cc3eff958ab
Merge from eCos master repository on 1999-06-04-22:24:56-BST
jlarmour
parents:
8
diff
changeset
|
72 * configure.in: Don't use libgloss.h on sparclite-elf. |
|
4cc3eff958ab
Merge from eCos master repository on 1999-06-04-22:24:56-BST
jlarmour
parents:
8
diff
changeset
|
73 Use collect2 on sparclite-aout. |
|
4cc3eff958ab
Merge from eCos master repository on 1999-06-04-22:24:56-BST
jlarmour
parents:
8
diff
changeset
|
74 |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
75 1999-05-20 Hugo Tyson <hmt@cygnus.co.uk> |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
76 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
77 * include/hal_intr.h (HAL_INTERRUPT_STACK_CALL_PENDING_DSRS): |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
78 Define this if CYGIMP_HAL_COMMON_INTERRUPTS_USE_INTERRUPT_STACK; |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
79 ie. we are running a separate interrupt stack. Also define |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
80 symbols for it so that we can monitor its usage easily. |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
81 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
82 * src/vec_ivsr.S (hal_interrupt_stack_call_pending_DSRs): Add this |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
83 function to run DSRs on the interrupt stack (if using it). Switch |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
84 over to executing on the interrupt stack when needed. |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
85 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
86 * src/vectors.S (cyg_interrupt_stack_base): Define the interrupt |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
87 stack either if we need it as an interrupt stack or if we need it |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
88 as a bootup stack (simulator); if it's there, use it as a bootup |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
89 stack anyway. |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
90 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
91 * src/context.S (hal_thread_load_context): Install the PSR that |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
92 was saved in its entirety, including the interrupt and trap enable |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
93 state. This is needed for running a separate interrupt stack, but |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
94 harmless when not so doing. |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
95 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
96 * src/icontext.c (hal_thread_init_context): Install an initial PSR |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
97 which includes ET, S and PS (Enable traps, Supermode, prevSuper) |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
98 and a PIL (processor interrupt level) of 15 (maximum) |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
99 so that a context switch which preserves interrupt mode will work. |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
100 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
4
diff
changeset
|
101 1999-05-13 Hugo Tyson <hmt@cygnus.co.uk> |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
4
diff
changeset
|
102 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
4
diff
changeset
|
103 * include/hal_arch.h (HAL_THREAD_INIT_CONTEXT): Align stack |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
4
diff
changeset
|
104 (rather conservatively) before use. |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
4
diff
changeset
|
105 |
|
4
1d7f19c9e4d1
Merge from eCos master repository on 1999-05-11-21:11:10-BST
jlarmour
parents:
2
diff
changeset
|
106 1999-04-28 Bart Veer <bartv@cygnus.co.uk> |
|
1d7f19c9e4d1
Merge from eCos master repository on 1999-05-11-21:11:10-BST
jlarmour
parents:
2
diff
changeset
|
107 |
|
1d7f19c9e4d1
Merge from eCos master repository on 1999-05-11-21:11:10-BST
jlarmour
parents:
2
diff
changeset
|
108 * src/PKGconf.mak: |
|
1d7f19c9e4d1
Merge from eCos master repository on 1999-05-11-21:11:10-BST
jlarmour
parents:
2
diff
changeset
|
109 Remove the -n argument to tail, it does not appear to be required |
|
1d7f19c9e4d1
Merge from eCos master repository on 1999-05-11-21:11:10-BST
jlarmour
parents:
2
diff
changeset
|
110 on any supported host and causes problems with some |
|
1d7f19c9e4d1
Merge from eCos master repository on 1999-05-11-21:11:10-BST
jlarmour
parents:
2
diff
changeset
|
111 implementations of tail. |
|
1d7f19c9e4d1
Merge from eCos master repository on 1999-05-11-21:11:10-BST
jlarmour
parents:
2
diff
changeset
|
112 |
| 2 | 113 1999-04-15 Jonathan Larmour <jlarmour@cygnus.co.uk> |
| 114 | |
| 115 * src/sparclite.ld: Define __bss_end at the end of the BSS | |
| 116 * src/hal_boot.c (hal_zero_bss): Stop at __bss_end rather than _end | |
| 117 when clearing BSS | |
| 118 | |
| 119 These fix PR 19750 | |
| 120 | |
| 121 1999-04-14 Jonathan Larmour <jlarmour@cygnus.co.uk> | |
| 122 | |
| 123 * src/PKGconf.mak (EXTRAS): Don't generate extras.o here any more | |
| 124 But do define EXTRAS every time for the linker script. | |
| 125 | |
| 126 1999-04-09 Hugo Tyson <hmt@cygnus.co.uk> | |
| 127 | |
| 128 * include/hal_intr.h (HAL_RESTORE_INTERRUPTS et al): Put in 3 nops | |
| 129 after any writes to the psr; TBH I don't think they're strictly | |
| 130 necessary when not altering the window state, but for complete | |
| 131 safety and adherence to the book of words.... | |
| 132 | |
| 133 1999-04-08 John Dallaway <jld@cygnus.co.uk> | |
| 134 | |
| 135 * src/*.ld: Revised SECTION_* macro arguments to | |
| 136 avoid padded output sections (PR 19787) | |
| 137 | |
| 138 1999-04-07 Hugo Tyson <hmt@cygnus.co.uk> | |
| 139 | |
| 140 * include/hal_io.h: If not the simulator, get hal_hwio.h too - | |
| 141 which describes board-and-CPUvariant-specific IO needs. | |
| 142 | |
| 143 1999-04-07 Hugo Tyson <hmt@cygnus.co.uk> | |
| 144 | |
| 145 * include/hal_intr.h (HAL_VSR_SET_TO_ECOS_HANDLER): Define this | |
| 146 macro for use in tests that are interested in exception diddling. | |
| 147 Redefine CYGNUM_HAL_ISR_MIN to describe the number of interrupt | |
| 148 sources; while there are XSRs too, this definition is better for | |
| 149 the error checking in kernel interrupt stuff. Changed the symbols | |
| 150 used for defining tables sizes to match, since there are still 27 | |
| 151 VSRs and ISRs/XSRs and their data. | |
| 152 | |
| 153 * src/hal_intr.c: Use the correct symbol for the size of the | |
| 154 isr/vsr/their-data tables. | |
| 155 | |
| 156 1999-03-26 Hugo Tyson <hmt@cygnus.co.uk> | |
| 157 | |
| 158 * tests/sparc_ex.c (cyg_[user_]start): | |
| 159 If there is no kernel, cyg_user_start() is never called, main gets | |
| 160 in and steals the CPU. So we hang. So if there is no kernel, | |
| 161 define cyg_start() instead to wrest control. | |
| 162 | |
| 163 1999-03-22 Hugo Tyson <hmt@cygnus.co.uk> | |
| 164 | |
| 165 * include/hal_arch.h (CYGNUM_HAL_STACK_SIZE_TYPICAL): | |
| 166 And this time make the edit correctly ;-/ | |
| 167 | |
| 168 1999-03-22 Hugo Tyson <hmt@cygnus.co.uk> | |
| 169 | |
| 170 * include/hal_arch.h: | |
| 171 Use CYGNUM_HAL_STACK_SIZE_TYPICAL for the stack size instead of | |
| 172 CYGNUM_HAL_MINIMUM_STACK_SIZE. | |
| 173 | |
| 174 1999-03-17 Hugo Tyson <hmt@cygnus.co.uk> | |
| 175 | |
| 176 * src/vectors.S (rom_vectors_end, rom_vectors): Add two new | |
| 177 symbols for copying trampoline code into RAM in ROM startup. This | |
| 178 keeps ROM startup as similar as possible to RAM, for simplicity; | |
| 179 no re-ordering of vectors.S's contents. | |
| 180 | |
| 181 * src/hal_boot.c (hal_copy_data): Copy in long sized units rather | |
| 182 than long longs, better to cope with ROM data alignment. | |
| 183 Also add some LED output (if SLEB hardware) for startup to help | |
| 184 with debugging ROM start. | |
| 185 | |
| 186 1999-03-17 John Dallaway <jld@cygnus.co.uk> | |
| 187 | |
| 188 * src/PKGconf.mak: Remove dependence on echo '-e' switch. | |
| 189 | |
| 190 1999-03-16 Hugo Tyson <hmt@cygnus.co.uk> | |
| 191 | |
| 192 * src/vectors.S (genuine_reset): Add a little extra debug to SLEB | |
| 193 LEDs, and use the genuine top-of-memory stack when running on | |
| 194 hardware; only define cyg_bootup_stack in the simulator case. | |
| 195 | |
| 196 * src/sparclite.ld: Define rom_data_start, regardless of start | |
| 197 type, no harm is done. | |
| 198 | |
| 199 1999-03-12 Gary Thomas <gthomas@cygnus.co.uk> | |
| 200 | |
| 201 * include/pkgconf/hal_sparclite.h: | |
| 202 * include/hal_arch.h: Moved definition of 'CYGNUM_HAL_MINIMUM_STACK_SIZE' | |
| 203 | |
| 204 1999-03-11 Hugo Tyson <hmt@cygnus.co.uk> | |
| 205 | |
| 206 * src/icontext.c (cyg_hal_sparc_[gs]et_gdb_regs): | |
| 207 Two new routines to communicate our nice, optimized stack save | |
| 208 states to a reg list for GDB. My maximal register saves are not | |
| 209 really suitable for passing to GDB in any case, they're for humans | |
| 210 to debug the interrupt code more than anything else, and my | |
| 211 minimal save sets naturally contain pointers and ways of finding | |
| 212 the rest of the reg set, but it depends on whether it's an | |
| 213 interrupt save or a synchronous one, and given the SPARClite's | |
| 214 stack layout, it's a bit hairy. | |
| 215 | |
| 216 * src/vec_ivsr.S (hal_default_interrupt_vsr): | |
| 217 Do save %g0 even in a minimal context, so that the code for | |
| 218 communicating register state with GDB can tell it's a minimum | |
| 219 context. Costs one store cycle per interrupt. | |
| 220 | |
| 221 * include/hal_arch.h (HAL_[GS]ET_GDB_REGISTERS): | |
| 222 Define and call routines cyg_hal_sparc_[gs]et_gdb_regs for | |
| 223 communicating register state of a thread to GDB. | |
| 224 | |
| 225 * src/vectors.S (real_vector): Reinstate the anullment of the | |
| 226 instructions that were blamed for register corruption earlier; | |
| 227 they are correct and safe. | |
| 228 | |
| 229 1999-03-10 Jesper Skov <jskov@cygnus.co.uk> | |
| 230 | |
| 231 * include/hal_intr.h (HAL_INTERRUPT_IN_USE): Added. | |
| 232 | |
| 233 1999-03-09 Gary Thomas <gthomas@cygnus.co.uk> | |
| 234 | |
| 235 * src/hal_boot.c: Added missing <cyg/infra/cyg_type.h> include file. | |
| 236 | |
| 237 1999-03-05 Gary Thomas <gthomas@cygnus.co.uk> | |
| 238 | |
| 239 * src/sparclite.ld: | |
| 240 * src/PKGconf.mak: Clean up I/O package changes. | |
| 241 | |
| 242 1999-03-04 Jonathan Larmour <jlarmour@cygnus.co.uk> | |
| 243 | |
| 244 * src/sparclite.ld: | |
| 245 Unconditionalize use of libextras.a and add to GROUP() | |
| 246 | |
| 247 1999-03-04 Gary Thomas <gthomas@cygnus.co.uk> | |
| 248 | |
| 249 * src/PKGconf.mak: | |
| 250 * src/sparclite.ld: New I/O package support. | |
| 251 | |
| 252 * src/vectors.S: Fix register corruption problem - stems from | |
| 253 use of annulled instructions in window overflow/underflow code. | |
| 254 | |
| 255 1999-02-25 Hugo Tyson <hmt@cygnus.co.uk> | |
| 256 | |
| 257 These log entries from 1999-02-22 to 1999-02-24 were executed in | |
| 258 a branch; this change is a merge of that branch into the trunk. | |
| 259 | |
| 260 (1999-02-24 Hugo Tyson <hmt@cygnus.co.uk>) | |
| 261 | |
| 262 * tests/sparc_ex.c (sparc_ex_main): | |
| 263 For all traps except the USER_TRAP, install the default VSR | |
| 264 hal_default_exception_vsr(); this is so that this test catches | |
| 265 exception ie. is able to work, even when we are playing nice with | |
| 266 CygMon and GDB. The USER_TRAP is left so that breakpoints work, | |
| 267 for the test infrastructure. | |
| 268 | |
| 269 (1999-02-22 Hugo Tyson <hmt@cygnus.co.uk>) | |
| 270 | |
| 271 * src/vectors.S (real_vector): Remove old testing code. Add delay | |
| 272 NOPs after writes to %wim and %psr for safety. Leave installing | |
| 273 the trap vector to platform-specific code, along with RAM control | |
| 274 and cache initialization. | |
| 275 | |
| 276 * src/vec_ivsr.S (hal_default_interrupt_vsr): Add delay NOPs after | |
| 277 writing the %wim before doing a restore; that was a bug that was. | |
| 278 | |
| 279 * src/vec_xvsr.S (hal_default_exception_vsr): same change. | |
| 280 | |
| 281 * src/hal_intr.c: Remove platform-specific clock period variable; it | |
| 282 happens that both platforms sim and sleb have one, but it's not a | |
| 283 requirement of the target architecture. | |
| 284 | |
| 285 * src/hal_boot.c (cyg_hal_start): Move diddling the sim-specific | |
| 286 watchdog into platform-specific startup code viz. new routines | |
| 287 hal_board_{pre/post}start(). | |
| 288 | |
| 289 * src/context.S: a couple of extra NOPs to ensure that %wim and | |
| 290 %psr changes work on real hardware. | |
| 291 | |
| 292 (1999-02-22 Hugo Tyson <hmt@cygnus.co.uk>) | |
| 293 | |
| 294 * include/hal_arch.h (HAL_SET_GDB_REGISTERS): | |
| 295 Remove warning about unused var 'cos of the incompleteness of | |
| 296 these macros; gdb interworking is not yet supported. | |
| 297 | |
| 298 1999-02-25 Nick Garnett <nickg@cygnus.co.uk> | |
| 299 | |
| 300 * include/vectors.h: | |
| 301 Changed label used to access scheduler lock to one that is not | |
| 302 mangled by C++. This is intended to make support for interrupt | |
| 303 handling in non-kernel configurations easier. | |
| 304 | |
| 305 1999-02-20 Jonathan Larmour <jlarmour@cygnus.co.uk> | |
| 306 | |
| 307 * include/hal_arch.h: | |
| 308 Rename deliver_exception() -> cyg_hal_deliver_exception() | |
| 309 QA improvements | |
| 310 | |
| 311 * include/hal_intr.h: | |
| 312 Reorganise vector/interrupt/exception names according to purpose | |
| 313 Rename exception_handler() -> cyg_hal_exception_handler() | |
| 314 QA improvements | |
| 315 | |
| 316 * src/hal_intr.c: | |
| 317 Rename exception_handler() -> cyg_hal_exception_handler() | |
| 318 Rename deliver_exception() -> cyg_hal_deliver_exception() | |
| 319 Rename CYG_ISR_COUNT -> CYGNUM_HAL_ISR_COUNT | |
| 320 QA improvements | |
| 321 | |
| 322 * src/vec_ivsr.S: | |
| 323 * src/vec_xvsr.S: | |
| 324 Rename CYG_ISR_COUNT -> CYGNUM_HAL_ISR_COUNT | |
| 325 QA improvements | |
| 326 | |
| 327 * tests/sparc_ex.c: | |
| 328 Rename CYG_EXCEPTION_* -> CYGNUM_HAL_EXCEPTION_* | |
| 329 Rename CYG_VECTOR_UNALIGNED -> CYGNUM_HAL_VECTOR_UNALIGNED | |
| 330 | |
| 331 1999-02-12 Hugo Tyson <hmt@cygnus.co.uk> | |
| 332 | |
| 333 * src/context.S (hal_thread_load_context, hal_setjmp): | |
| 334 Disable interrupts (but not traps) while doing the flush of all my | |
| 335 callers and their callers' callers register sets to the stack. | |
| 336 There is evidence that the inconsistency in the stack during this | |
| 337 is a bad thing, though I have to admit that I don't see exactly | |
| 338 how it goes wrong. Partly, it's impossible to debug, so if the | |
| 339 problem I saw (a SEGV in instrumentation of interrupt_end()) is | |
| 340 reproduced with this change, I'll have more to go on. This is a | |
| 341 conservative change in that sense. | |
| 342 | |
| 343 * include/hal_arch.h (HAL_FLUSH_REGISTERS_TO_STACK): | |
| 344 Disable interrupts but not traps while doing this. Ditto. | |
| 345 | |
| 346 1999-02-12 Hugo Tyson <hmt@cygnus.co.uk> | |
| 347 | |
| 348 * include/pkgconf/hal_sparclite.h (CYGNUM_HAL_MINIMUM_STACK_SIZE): | |
| 349 Define a minimal sensible stack size for apps to use. Note that | |
| 350 this file is included by hal_arch.h and so is available to all HAL | |
| 351 users, and in fact almost everyone by default. | |
| 352 | |
| 353 1999-02-12 Hugo Tyson <hmt@cygnus.co.uk> | |
| 354 | |
| 355 * src/hal_intr.c (exception_handler): | |
| 356 Include <cyg/infra/cyg_ass.h> so that the CYG_FAIL() in some | |
| 357 configurations actually compiles (actually: links). | |
| 358 combo{22,18,10,6} were thus afflicted. | |
| 359 | |
| 360 1999-02-11 Hugo Tyson <hmt@cygnus.co.uk> | |
| 361 | |
| 362 * tests/sparc_ex.c (do_test): Make the test run for much less time | |
| 363 when CYG_USE_TRACING and in any case bleat periodically about how | |
| 364 successful it is to prevent testing system timeouts. Also move | |
| 365 the test routines (those which provoke the exception) to the end | |
| 366 so that (ever helpful) -O3 cannot inline them and then "optimize" | |
| 367 the result and thus spoil the whole damned test too. | |
| 368 | |
| 369 1999-02-08 John Dallaway <jld@cygnus.co.uk> | |
| 370 | |
| 371 * include/pkgconf/hal_sparclite.h: Correct capitalization of | |
| 372 'SPARClite'. | |
| 373 | |
| 374 1999-02-08 John Dallaway <jld@cygnus.co.uk> | |
| 375 | |
| 376 * src/sparclite.ld: New MLT-compatible linker script | |
| 377 * src/PKGconf.mak: Add build rules for sparclite.ld | |
| 378 | |
| 379 1999-02-04 Hugo Tyson <hmt@cygnus.co.uk> | |
| 380 | |
| 381 * src/vec_ivsr.S (hal_default_interrupt_vsr): Preserve global | |
| 382 registers over interrupts, and implement support for | |
| 383 CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT ie. save a | |
| 384 minimal register set rather than a maximal. Create a saved | |
| 385 register set whose address is passed to the interrupt handler | |
| 386 (though it may well be mostly empty). | |
| 387 [also tidied up trailing tabs and long blank lines] | |
| 388 | |
| 389 * src/vec_xvsr.S (hal_default_exception_vsr): Preserve all | |
| 390 registers over interrupts; create a saved register set whose | |
| 391 address is passed to the exception handler so it can modify it. | |
| 392 [also tidied up trailing tabs and long blank lines] | |
| 393 | |
| 394 * src/context.S( hal_setjmp, hal_longjmp): | |
| 395 (hal_thread_switch_context,hal_thread_load_context): Implement | |
| 396 CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM support; ie. save a minimal | |
| 397 register set rather than a maximal. | |
| 398 | |
| 399 * include/hal_arch.h (HAL_FLUSH_REGISTERS_TO_STACK): New macro | |
| 400 useful for writing exception handlers, for example. | |
| 401 (HAL_GET_GDB_REGISTERS, HAL_SET_GDB_REGISTERS): provided initial | |
| 402 dummy versions of these. | |
| 403 | |
| 404 * tests/sparc_ex.c: A test of the exception mechanism: | |
| 405 deliberately cause unaligned accesses of various sizes and check | |
| 406 we get exactly one trap and correctly step over it by modifying | |
| 407 the saved register set whose address the exception ISR is handed. | |
| 408 This test should be regarded as documentation for the exception | |
| 409 handler API/ABI. | |
| 410 | |
| 411 * tests/PKGconf.mak (TESTS): Build sparc_ex. | |
| 412 | |
| 413 1999-02-01 Hugo Tyson <hmt@cygnus.co.uk> | |
| 414 | |
| 415 * src/vectors.S (genuine_reset): | |
| 416 Include <cyg/hal/halboot.si> to set up RAM controllers, cache and | |
| 417 the like - this is rather platform dependant. | |
| 418 | |
| 419 1999-02-01 Hugo Tyson <hmt@cygnus.co.uk> | |
| 420 | |
| 421 * include/hal_intr.h (HAL_TRANSLATE_VECTOR): | |
| 422 Include a definition of this important macro. Not. | |
| 423 It's used when interrupt chaining is selected, BUT we the HAL make | |
| 424 no distinction, it's up to the kernel to look after things. So | |
| 425 this macro is an assignment. | |
| 426 | |
| 427 1999-01-28 Hugo Tyson <hmt@cygnus.co.uk> | |
| 428 | |
| 429 * include/hal_intr.h: | |
| 430 Get interrupt controller definitions from a board-specific file: | |
| 431 #include <cyg/hal/hal_xpic.h> | |
| 432 Get clock control definitions from a board-specific file: | |
| 433 #include <cyg/hal/hal_clock.h> | |
| 434 Delete the original definitions from this central file. | |
| 435 | |
| 436 * include/hal_cache.h: REMOVED to the simulator tree in the first | |
| 437 instance; more generally to various board-specific files. | |
| 438 | |
| 439 | |
| 440 1999-01-26 Hugo Tyson <hmt@cygnus.co.uk> | |
| 441 | |
| 442 * include/hal_cache.h (HAL_DCACHE_ENABLE) (and its friends): | |
| 443 Define initial empty placeholder versions of these so that cache | |
| 444 tests build. Well it's a start. | |
| 445 | |
| 446 1999-01-21 Jonathan Larmour <jlarmour@cygnus.co.uk> | |
| 447 | |
| 448 * src/hal_boot.c (cyg_hal_invoke_constructors): | |
| 449 Add code to deal with CYGSEM_HAL_STOP_CONSTRUCTORS_ON_FLAG | |
| 450 Tidy up and update description header | |
| 451 Shorten needlessly long lines | |
| 452 Remove all traces of non-CYG_KERNEL_USE_INIT_PRIORITY code | |
| 453 | |
| 454 1999-01-21 Hugo Tyson <hmt@cygnus.co.uk> | |
| 455 | |
| 456 * src/vectors.S (genuine_reset): Set the RAM size to 4MB in the | |
| 457 erc32 simulator. | |
| 458 | |
| 459 * include/hal_io.h: New file; macros to access IO space, really a | |
| 460 place holder at present. | |
| 461 | |
| 462 * include/hal_intr.h: Do not define WATCHDOG() macro. | |
| 463 | |
| 464 * src/hal_intr.c (hal_default_isr): Do not mess with the watchdog | |
| 465 in the the default interrupt handler. | |
| 466 | |
| 467 * src/hal_boot.c (hal_zero_bss): use an efficient 8-byte zero. | |
| 468 (hal_copy_data): use an efficient 8-byte copy. | |
| 469 (cyg_hal_start): turn off the ERC32 watchdog timer before we start | |
| 470 anything very time consuming. | |
| 471 | |
| 472 NB: the 8-byte copy changes require alignment in the linker | |
| 473 script: see the Changelog in hal/sparclite/sim/... for details. | |
| 474 | |
| 475 1999-01-19 Hugo Tyson <hmt@cygnus.co.uk> | |
| 476 | |
| 477 Modified files in arch: | |
| 478 * include/hal_arch.h | |
| 479 * include/hal_intr.h | |
| 480 * src/PKGconf.mak | |
| 481 * src/context.S | |
| 482 * src/hal_intr.c | |
| 483 * src/vec_ivsr.S | |
| 484 * src/vec_xvsr.S | |
| 485 * src/vectors.S | |
| 486 | |
| 487 New files in arch: | |
| 488 * src/hal_boot.c (bss initialization, constructors &c) | |
| 489 * include/hal_cache.h (empty but required header) | |
| 490 | |
| 491 Modified files in sim: | |
| 492 * include/hal_diag.h | |
| 493 | |
| 494 Lots more progress; essentially, everything now works. | |
| 495 | |
| 496 Simulator's treatment of stdio is poor though, it doesn't work | |
| 497 under pkgtest. This has been slowing me up. | |
| 498 | |
| 499 1999-01-14 Hugo Tyson <hmt@cygnus.co.uk> | |
| 500 | |
| 501 * ecc/ecc/hal/sparclite/...: | |
| 502 | |
| 503 Initial checkin of SPARClite HAL; it doesn't work yet, except the | |
| 504 most trivial of tests - timer and interrupt manipulation stuff is | |
| 505 entirely absent. | |
| 506 | |
| 507 Here's some documentation of the initial checkin tree; this will | |
| 508 change, as platform dependent stuff moves correctly into the sim | |
| 509 or <board> directories. | |
| 510 | |
| 511 arch/current/include: | |
| 512 basetype.h nothing much here. | |
| 513 vectors.h definitions of symbols shared between the | |
| 514 various vector code assembler files, can be | |
| 515 included in both C and assembler. | |
| 516 hal_intr.h various macros for clock and interrupt | |
| 517 control plus the eCos vector numbering scheme; we | |
| 518 map thus: | |
| 519 what SPARC trap type eCos vector numbers | |
| 520 ----------------------------------------------- | |
| 521 (not used) --- 0 | |
| 522 interrupts (17-31) 1-15 | |
| 523 user traps (128-255) 16 | |
| 524 exceptions (1-9,36==4) 17-25 | |
| 525 others (10,?) 26 | |
| 526 ----------------------------------------------- | |
| 527 Trap types 5 and 6 which would be eCos vectors 21 | |
| 528 and 22 are handled in the trampoline code in | |
| 529 file src/vectors.S | |
| 530 hal_arch.h definition of a thread context, plus | |
| 531 macros for thread switching and the like. Some | |
| 532 ancillary bit twiddling macros and cache barriers | |
| 533 too. | |
| 534 | |
| 535 arch/current/include/pkgconf: | |
| 536 hal_sparclite.h pkgconf config/header file. | |
| 537 | |
| 538 arch/current/src: | |
| 539 vectors.S boot-up stuff, trampoline code that hangs | |
| 540 on the interrupt/trap vector, handlers for window | |
| 541 under/overflow. Saves some state in registers | |
| 542 then jumps to the interrupt or exception VSR | |
| 543 respectively. | |
| 544 Also instantiates the VSR table. | |
| 545 vec_ivsr.S the default interrupt VSR; it establishes | |
| 546 a C calling environment (ie. anticipates a window | |
| 547 overflow) then locks the scheduler, calls the ISR | |
| 548 with appropriate arguments, and then interrupt_end() | |
| 549 before undoing that environment, anticipating | |
| 550 window underflow and returning to the interrupted | |
| 551 instruction. | |
| 552 vec_xvsr.S the default exception AKA trap VSR; does | |
| 553 the same as the interrupt one but without the | |
| 554 scheduler lock or interrupt end. | |
| 555 hal_intr.c instantiates the ISR table used by the | |
| 556 code above. | |
| 557 context.S context switch code, saves and loads up a | |
| 558 whole register state, coroutine or longjump-like. | |
| 559 icontext.c initializes a context to "jump" to in | |
| 560 context.S at the birth of a new thread. | |
| 561 | |
| 562 sim/current/include: | |
| 563 hal_diag.h macros to deal with debugging output via a | |
| 564 fake serial device of some kind; initially empty, | |
| 565 but definitely board/sim dependent. | |
| 566 | |
| 567 sim/current/include/pkgconf: | |
| 568 hal_sparclite_sim.h pkgconf config/header file. | |
| 569 | |
| 570 sim/current/src: | |
| 571 sim.ld linker script bits for "sim" target. | |
| 572 | |
| 573 //=========================================================================== | |
| 574 //####COPYRIGHTBEGIN#### | |
| 575 // | |
| 576 // ------------------------------------------- | |
| 577 // The contents of this file are subject to the Cygnus eCos Public License | |
| 578 // Version 1.0 (the "License"); you may not use this file except in | |
| 579 // compliance with the License. You may obtain a copy of the License at | |
| 580 // http://sourceware.cygnus.com/ecos | |
| 581 // | |
| 582 // Software distributed under the License is distributed on an "AS IS" | |
| 583 // basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the | |
| 584 // License for the specific language governing rights and limitations under | |
| 585 // the License. | |
| 586 // | |
| 587 // The Original Code is eCos - Embedded Cygnus Operating System, released | |
| 588 // September 30, 1998. | |
| 589 // | |
| 590 // The Initial Developer of the Original Code is Cygnus. Portions created | |
| 591 // by Cygnus are Copyright (C) 1998,1999 Cygnus Solutions. All Rights Reserved. | |
| 592 // ------------------------------------------- | |
| 593 // | |
| 594 //####COPYRIGHTEND#### | |
| 595 //=========================================================================== | |
| 596 | |
| 597 //EOF ChangeLog |