Mercurial > nand-ecoscentric
annotate packages/hal/common/current/src/hal_stub.c @ 8:ece80412419a ecos-sw-1999-05-21
Merge from eCos master repository on 1999-05-21-22:05:54-BST
| author | jlarmour |
|---|---|
| date | Fri, 21 May 1999 15:09:30 +0000 |
| parents | d376b777e2ce |
| children | d3fbcdfa1b2f |
| rev | line source |
|---|---|
| 2 | 1 //============================================================================= |
| 2 // | |
| 3 // hal_stub.c | |
| 4 // | |
| 5 // Helper functions for stub, specific to eCos HAL | |
| 6 // | |
| 7 //============================================================================= | |
| 8 //####COPYRIGHTBEGIN#### | |
| 9 // | |
| 10 // ------------------------------------------- | |
| 11 // The contents of this file are subject to the Cygnus eCos Public License | |
| 12 // Version 1.0 (the "License"); you may not use this file except in | |
| 13 // compliance with the License. You may obtain a copy of the License at | |
| 14 // http://sourceware.cygnus.com/ecos | |
| 15 // | |
| 16 // Software distributed under the License is distributed on an "AS IS" | |
| 17 // basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the | |
| 18 // License for the specific language governing rights and limitations under | |
| 19 // the License. | |
| 20 // | |
| 21 // The Original Code is eCos - Embedded Cygnus Operating System, released | |
| 22 // September 30, 1998. | |
| 23 // | |
| 24 // The Initial Developer of the Original Code is Cygnus. Portions created | |
| 25 // by Cygnus are Copyright (C) 1998, 1999 Cygnus Solutions. | |
| 26 // All Rights Reserved. | |
| 27 // ------------------------------------------- | |
| 28 // | |
| 29 //####COPYRIGHTEND#### | |
| 30 //============================================================================= | |
| 31 //#####DESCRIPTIONBEGIN#### | |
| 32 // | |
| 33 // Author(s): jskov (based on powerpc/cogent hal_stub.c) | |
| 34 // Contributors:jskov | |
| 35 // Date: 1999-02-12 | |
| 36 // Purpose: Helper functions for stub, specific to eCos HAL | |
| 37 // Description: Parts of the GDB stub requirements are provided by | |
| 38 // the eCos HAL, rather than target and/or board specific | |
| 39 // code. | |
| 40 // | |
| 41 //####DESCRIPTIONEND#### | |
| 42 // | |
| 43 //============================================================================= | |
| 44 | |
| 45 #include <pkgconf/hal.h> | |
| 46 | |
| 47 #ifdef CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS | |
| 48 | |
| 49 #include <cyg/hal/hal_stub.h> // Our header | |
| 50 | |
| 51 #include <cyg/hal/hal_arch.h> // HAL_BREAKINST | |
| 52 #include <cyg/hal/hal_cache.h> // HAL_xCACHE_x | |
| 53 #include <cyg/hal/hal_intr.h> // interrupt disable/restore | |
| 54 | |
| 55 #ifdef CYGDBG_HAL_DEBUG_GDB_THREAD_SUPPORT | |
| 56 #include <cyg/hal/dbg-threads-api.h> // dbg_currthread_id | |
| 57 #endif | |
| 58 | |
| 59 | |
| 60 //----------------------------------------------------------------------------- | |
| 61 // Extra eCos data. | |
| 62 | |
| 63 // Saved registers. | |
| 64 HAL_SavedRegisters *_hal_registers; | |
| 65 target_register_t * _registers; // Pointer to current set of registers | |
| 66 target_register_t registers[NUMREGS]; | |
| 67 target_register_t alt_registers[NUMREGS] ; // Thread or saved process state | |
| 68 | |
| 69 // Interrupt control. | |
| 70 static volatile __PFI __interruptible_control; | |
| 71 | |
| 72 //----------------------------------------------------------------------------- | |
| 73 // Register access | |
| 74 | |
| 75 // Return the currently-saved value corresponding to register REG of | |
| 76 // the exception context. | |
| 77 target_register_t | |
| 78 get_register (regnames_t reg) | |
| 79 { | |
| 80 return _registers[reg]; | |
| 81 } | |
| 82 | |
| 83 // Store VALUE in the register corresponding to WHICH in the exception | |
| 84 // context. | |
| 85 void | |
| 86 put_register (regnames_t which, target_register_t value) | |
| 87 { | |
| 88 _registers[which] = value; | |
| 89 } | |
| 90 | |
| 91 //----------------------------------------------------------------------------- | |
| 92 // Serial stuff | |
| 93 | |
| 94 // Write C to the current serial port. | |
| 95 void | |
| 96 putDebugChar (int c) | |
| 97 { | |
| 98 HAL_STUB_PLATFORM_PUT_CHAR(c); | |
| 99 } | |
| 100 | |
| 101 // Read one character from the current serial port. | |
| 102 int | |
| 103 getDebugChar (void) | |
| 104 { | |
| 105 return HAL_STUB_PLATFORM_GET_CHAR(); | |
| 106 } | |
| 107 | |
| 108 // Set the baud rate for the current serial port. | |
| 109 void | |
| 110 __set_baud_rate (int baud) | |
| 111 { | |
| 112 HAL_STUB_PLATFORM_SET_BAUD_RATE(baud); | |
| 113 } | |
| 114 | |
| 115 //----------------------------------------------------------------------------- | |
| 116 // GDB interrupt (BREAK) support. | |
| 117 | |
| 118 #ifdef CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT | |
| 119 | |
| 120 typedef unsigned long t_inst; | |
| 121 | |
| 122 typedef struct | |
| 123 { | |
| 124 t_inst *targetAddr; | |
| 125 t_inst savedInstr; | |
| 126 } instrBuffer; | |
| 127 | |
| 128 static instrBuffer break_buffer; | |
| 129 | |
| 130 void | |
| 131 cyg_hal_gdb_interrupt (target_register_t pc) | |
| 132 { | |
| 133 if (NULL == break_buffer.targetAddr) { | |
| 134 break_buffer.targetAddr = (t_inst*) pc; | |
| 135 break_buffer.savedInstr = *(t_inst*)pc; | |
| 136 *(t_inst*)pc = (t_inst)HAL_BREAKINST; | |
| 137 | |
| 138 __data_cache(CACHE_FLUSH); | |
| 139 __instruction_cache(CACHE_FLUSH); | |
| 140 } | |
| 141 } | |
| 142 | |
| 143 int | |
| 144 cyg_hal_gdb_remove_break (target_register_t pc) | |
| 145 { | |
| 146 if ((t_inst*)pc == break_buffer.targetAddr) { | |
| 147 *(t_inst*)pc = break_buffer.savedInstr; | |
| 148 break_buffer.targetAddr = NULL; | |
| 149 | |
| 150 __data_cache(CACHE_FLUSH); | |
| 151 __instruction_cache(CACHE_FLUSH); | |
| 152 return 1; | |
| 153 } | |
| 154 return 0; | |
| 155 } | |
| 156 | |
| 157 #endif // CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT | |
| 158 | |
| 159 // Use this function to disable serial interrupts whenever reply | |
| 160 // characters are expected from GDB. The reason we want to control | |
| 161 // whether the target can be interrupted or not is simply that GDB on | |
| 162 // the host will be sending acknowledge characters/commands while the | |
| 163 // stub is running - if serial interrupts were still active, the | |
| 164 // characters would never reach the (polling) getDebugChar. | |
| 165 static void | |
| 166 interruptible(int state) | |
| 167 { | |
| 168 static int __interrupts_suspended = 0; | |
| 169 | |
| 170 if (__interruptible_control) { | |
| 171 if (state) { | |
| 172 __interrupts_suspended--; | |
| 173 if (0 >= __interrupts_suspended) { | |
| 174 __interrupts_suspended = 0; | |
| 175 __interruptible_control(1); | |
| 176 } | |
| 177 } else { | |
| 178 __interrupts_suspended++; | |
| 179 if (1 == __interrupts_suspended) | |
| 180 __interruptible_control(0); | |
| 181 } | |
| 182 } | |
| 183 } | |
| 184 | |
| 185 //----------------------------------------------------------------------------- | |
| 186 // eCos stub entry and exit magic. | |
| 187 | |
| 188 #ifdef CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT | |
| 189 int cyg_hal_gdb_break; | |
| 190 #endif | |
| 191 | |
| 192 // Called at stub *entry* | |
| 193 static void | |
| 194 handle_exception_cleanup( void ) | |
| 195 { | |
| 196 interruptible(0); | |
| 197 | |
| 198 // Expand the HAL_SavedRegisters structure into the GDB register | |
| 199 // array format. | |
| 200 HAL_GET_GDB_REGISTERS(®isters[0], _hal_registers); | |
| 201 _registers = ®isters[0]; | |
| 202 | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
203 #ifdef HAL_STUB_PLATFORM_STUBS_FIXUP |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
204 // Some architectures may need to fix the PC in case of a partial |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
205 // or fully executed trap instruction. GDB only takes correct action |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
206 // when the PC is pointing to the breakpoint instruction it set. |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
207 // |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
208 // Most architectures would leave PC pointing at the trap |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
209 // instruction itself though, and so do not need to do anything |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
210 // special. |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
211 HAL_STUB_PLATFORM_STUBS_FIXUP(); |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
212 #endif |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
213 |
| 2 | 214 #ifdef CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT |
| 215 // FIXME: (there may be a better way to do this) | |
| 216 // If we hit a breakpoint set by the gdb interrupt stub, make it | |
| 217 // seem like an interrupt rather than having hit a breakpoint. | |
| 218 if (cyg_hal_gdb_remove_break(get_register (PC))) | |
| 219 cyg_hal_gdb_break = 1; | |
| 220 else | |
| 221 cyg_hal_gdb_break = 0; | |
| 222 #endif | |
| 223 } | |
| 224 | |
| 225 // Called at stub *exit* | |
| 226 static void | |
| 227 handle_exception_init( void ) | |
| 228 { | |
| 229 // Compact register array again. | |
| 230 HAL_SET_GDB_REGISTERS(_hal_registers, ®isters[0]); | |
| 231 | |
| 232 interruptible(1); | |
| 233 } | |
| 234 | |
| 235 | |
| 236 //----------------------------------------------------------------------------- | |
| 237 // Initialization. | |
| 238 | |
| 239 // Signal handler. | |
| 240 int | |
| 241 cyg_hal_process_signal (int signal) | |
| 242 { | |
| 243 // We don't care about the signal (atm). | |
| 244 return 0; | |
| 245 } | |
| 246 | |
| 247 // Install the standard set of trap handlers for the stub. | |
| 248 void | |
| 249 __install_traps (void) | |
| 250 { | |
| 251 // Set signal handling vector so we can treat 'C<signum>' as 'c'. | |
| 252 __process_signal_vec = &cyg_hal_process_signal; | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
253 // Set exit vector to reset vector. This will allow automatic reset on |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
254 // some platforms. |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
255 __process_exit_vec = &__reset; |
| 2 | 256 |
| 257 __cleanup_vec = &handle_exception_cleanup; | |
| 258 __init_vec = &handle_exception_init; | |
| 259 | |
| 260 #ifdef CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT | |
| 261 // Control of GDB interrupts. | |
| 262 __interruptible_control = HAL_STUB_PLATFORM_INTERRUPTIBLE; | |
| 263 #endif | |
| 264 | |
| 265 // Nothing further to do, handle_exception will be called when an | |
| 266 // exception occurs. | |
| 267 } | |
| 268 | |
| 269 // Initialize the hardware. | |
| 270 void | |
| 271 initHardware (void) | |
| 272 { | |
| 273 static int initialized = 0; | |
| 274 | |
| 275 if (!initialized) { | |
| 276 initialized = 1; | |
| 277 | |
| 278 // Get serial port initialized. | |
| 279 HAL_STUB_PLATFORM_INIT_SERIAL(); | |
| 280 | |
| 281 #ifdef CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT | |
| 282 // Get interrupt handler initialized. | |
| 283 HAL_STUB_PLATFORM_INIT_BREAK_IRQ(); | |
| 284 #endif | |
| 285 | |
| 286 #ifdef CYG_HAL_STARTUP_STUBS | |
| 287 // There may be extra initialization required when configured | |
| 288 // for stubs startup. | |
| 289 HAL_STUB_PLATFORM_STUBS_INIT(); | |
| 290 #endif | |
| 291 } | |
| 292 } | |
| 293 | |
| 294 // Reset the board. | |
| 295 void | |
| 296 __reset (void) | |
| 297 { | |
| 298 HAL_STUB_PLATFORM_RESET(); | |
| 299 } | |
| 300 | |
| 301 //----------------------------------------------------------------------------- | |
| 302 // Breakpoint support. | |
| 303 | |
| 304 #ifndef CYGPKG_HAL_ARM | |
| 305 // This function will generate a breakpoint exception. It is used at | |
| 306 // the beginning of a program to sync up with a debugger and can be | |
| 307 // used otherwise as a quick means to stop program execution and | |
| 308 // "break" into the debugger. | |
| 309 void | |
| 310 breakpoint() | |
| 311 { | |
| 312 HAL_BREAKPOINT(_breakinst); | |
| 313 } | |
| 314 | |
| 315 // This function returns the opcode for a 'trap' instruction. | |
| 316 unsigned long | |
| 317 __break_opcode () | |
| 318 { | |
| 319 return HAL_BREAKINST; | |
| 320 } | |
| 321 #endif | |
| 322 | |
| 323 // FIXME: Add support for multiple breakpoints (libstub/bplist-dynamic.c) | |
| 324 int __set_breakpoint (target_register_t addr) { return 0; } | |
| 325 int __remove_breakpoint (target_register_t addr) { return 0; } | |
| 326 | |
| 327 //----------------------------------------------------------------------------- | |
| 328 // Write the 'T' packet in BUFFER. SIGVAL is the signal the program received. | |
| 329 void | |
| 330 __build_t_packet (int sigval, char *buf) | |
| 331 { | |
| 332 target_register_t addr; | |
| 333 char *ptr = buf; | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
334 target_register_t sp; |
| 2 | 335 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
336 sp = (target_register_t) get_register (SP); |
| 2 | 337 |
| 338 *ptr++ = 'T'; | |
| 339 *ptr++ = __tohex (sigval >> 4); | |
| 340 *ptr++ = __tohex (sigval); | |
| 341 | |
| 342 #ifdef CYGDBG_HAL_DEBUG_GDB_THREAD_SUPPORT | |
| 343 // Include thread ID if thread manipulation is required. | |
| 344 { | |
| 345 int id; | |
| 346 | |
| 347 *ptr++ = 't'; | |
| 348 *ptr++ = 'h'; | |
| 349 *ptr++ = 'r'; | |
| 350 *ptr++ = 'e'; | |
| 351 *ptr++ = 'a'; | |
| 352 *ptr++ = 'd'; | |
| 353 *ptr++ = ':'; | |
| 354 | |
| 355 #if (CYG_BYTEORDER == CYG_MSBFIRST) | |
| 356 id = dbg_currthread_id (); | |
| 357 #else | |
| 358 // FIXME: Temporary workaround for PR 18903. Thread ID must be | |
| 359 // big-endian in the T packet. | |
| 360 { | |
| 361 unsigned char* bep = (unsigned char*)&id; | |
| 362 int be_id; | |
| 363 | |
| 364 be_id = dbg_currthread_id (); | |
| 365 *bep++ = (be_id >> 24) & 0xff ; | |
| 366 *bep++ = (be_id >> 16) & 0xff ; | |
| 367 *bep++ = (be_id >> 8) & 0xff ; | |
| 368 *bep++ = (be_id & 0xff) ; | |
| 369 } | |
| 370 #endif | |
| 371 ptr = __mem2hex((char *)&id, ptr, sizeof(id), 0); | |
| 372 *ptr++ = ';'; | |
| 373 } | |
| 374 #endif | |
| 375 | |
| 376 *ptr++ = __tohex (PC >> 4); | |
| 377 *ptr++ = __tohex (PC); | |
| 378 *ptr++ = ':'; | |
| 379 addr = get_register (PC); | |
| 380 ptr = __mem2hex((char *)&addr, ptr, sizeof(addr), 0); | |
| 381 *ptr++ = ';'; | |
| 382 | |
| 383 *ptr++ = __tohex (SP >> 4); | |
| 384 *ptr++ = __tohex (SP); | |
| 385 *ptr++ = ':'; | |
| 386 ptr = __mem2hex((char *)&sp, ptr, sizeof(sp), 0); | |
| 387 *ptr++ = ';'; | |
| 388 | |
| 389 *ptr++ = 0; | |
| 390 } | |
| 391 | |
| 392 | |
| 393 //----------------------------------------------------------------------------- | |
| 394 // Cache functions. | |
| 395 | |
| 396 // Perform the specified operation on the instruction cache. | |
| 397 // Returns 1 if the cache is enabled, 0 otherwise. | |
| 398 int | |
| 399 __instruction_cache (cache_control_t request) | |
| 400 { | |
| 401 int state = 1; | |
| 402 | |
| 403 switch (request) { | |
| 404 case CACHE_ENABLE: | |
| 405 HAL_ICACHE_ENABLE(); | |
| 406 break; | |
| 407 case CACHE_DISABLE: | |
| 408 HAL_ICACHE_DISABLE(); | |
| 409 state = 0; | |
| 410 break; | |
| 411 case CACHE_FLUSH: | |
| 412 HAL_ICACHE_SYNC(); | |
| 413 HAL_ICACHE_INVALIDATE_ALL(); | |
| 414 break; | |
| 415 case CACHE_NOOP: | |
| 416 /* fall through */ | |
| 417 default: | |
| 418 break; | |
| 419 } | |
| 420 | |
| 421 #ifdef HAL_ICACHE_IS_ENABLED | |
| 422 HAL_ICACHE_IS_ENABLED(state); | |
| 423 #endif | |
| 424 | |
| 425 return state; | |
| 426 } | |
| 427 | |
| 428 // Perform the specified operation on the data cache. | |
| 429 // Returns 1 if the cache is enabled, 0 otherwise. | |
| 430 int | |
| 431 __data_cache (cache_control_t request) | |
| 432 { | |
| 433 int state = 1; | |
| 434 | |
| 435 switch (request) { | |
| 436 case CACHE_ENABLE: | |
| 437 HAL_DCACHE_ENABLE(); | |
| 438 break; | |
| 439 case CACHE_DISABLE: | |
| 440 HAL_DCACHE_DISABLE(); | |
| 441 state = 0; | |
| 442 break; | |
| 443 case CACHE_FLUSH: | |
| 444 HAL_DCACHE_SYNC(); | |
| 445 HAL_DCACHE_INVALIDATE_ALL(); | |
| 446 break; | |
| 447 case CACHE_NOOP: | |
| 448 /* fall through */ | |
| 449 default: | |
| 450 break; | |
| 451 } | |
| 452 | |
| 453 #ifdef HAL_DCACHE_IS_ENABLED | |
| 454 HAL_DCACHE_IS_ENABLED(state); | |
| 455 #endif | |
| 456 | |
| 457 return state; | |
| 458 } | |
| 459 | |
| 460 //----------------------------------------------------------------------------- | |
| 461 // Memory accessor functions. | |
| 462 | |
| 463 void *__mem_fault_handler = (void *)0; | |
| 464 | |
| 465 /* These are the "arguments" to __do_read_mem and __do_write_mem, | |
| 466 which are passed as globals to avoid squeezing them thru | |
| 467 __set_mem_fault_trap. */ | |
| 468 | |
| 469 static volatile target_register_t memCount; | |
| 470 | |
| 471 static void | |
| 472 __do_copy_mem (unsigned char* src, unsigned char* dst) | |
| 473 { | |
| 474 __mem_fault = 1; // Defaults to 'fail'. Is cleared | |
| 475 // when the copy loop completes. | |
| 476 __mem_fault_handler = &&err; | |
| 477 | |
| 478 while (memCount) | |
| 479 { | |
| 480 *dst++ = *src++; | |
| 481 memCount--; | |
| 482 } | |
| 483 | |
| 484 __mem_fault = 0; | |
| 485 | |
| 486 err: | |
| 487 __mem_fault_handler = (void *)0; | |
| 488 } | |
| 489 | |
| 490 /* | |
| 491 * __read_mem_safe: | |
| 492 * Get contents of target memory, abort on error. | |
| 493 */ | |
| 494 | |
| 495 int | |
| 496 __read_mem_safe (unsigned char *dst, target_register_t src, int count) | |
| 497 { | |
| 498 memCount = count; | |
| 499 __do_copy_mem((unsigned char*) src, (unsigned char*) dst); | |
| 500 return count - memCount; // return number of bytes successfully read | |
| 501 } | |
| 502 | |
| 503 /* | |
| 504 * __write_mem_safe: | |
| 505 * Set contents of target memory, abort on error. | |
| 506 */ | |
| 507 | |
| 508 int | |
| 509 __write_mem_safe (unsigned char *src, target_register_t dst, int count) | |
| 510 { | |
| 511 memCount = count; | |
| 512 __do_copy_mem((unsigned char*) src, (unsigned char*) dst); | |
| 513 return count - memCount; // return number of bytes successfully written | |
| 514 } | |
| 515 | |
| 516 //----------------------------------------------------------------------------- | |
| 517 // Target extras?! | |
| 518 int | |
| 519 __process_target_query(char * pkt, char * out, int maxOut) | |
| 520 { return 0 ; } | |
| 521 int | |
| 522 __process_target_set(char * pkt, char * out, int maxout) | |
| 523 { return 0 ; } | |
| 524 int | |
| 525 __process_target_packet(char * pkt, char * out, int maxout) | |
| 526 { return 0 ; } | |
| 527 | |
| 528 // GDB string output, making sure interrupts are disabled. | |
| 529 // This function gets used by some diag output functions. | |
| 530 void | |
| 531 hal_output_gdb_string(target_register_t str, int string_len) | |
| 532 { | |
| 533 unsigned long __state; | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
534 HAL_DISABLE_INTERRUPTS(__state); |
| 2 | 535 __output_gdb_string(str, string_len); |
| 536 HAL_RESTORE_INTERRUPTS(__state); | |
| 537 } | |
| 538 | |
| 539 #endif // CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS |