Mercurial > ecos
annotate packages/hal/arm/pid/current/src/pid_misc.c @ 210:d2c90368aeef
Merge from eCos master repository on 2002-05-23-21:39:14-BST
| author | jlarmour |
|---|---|
| date | Thu, 23 May 2002 22:59:51 +0000 |
| parents | e0c0827131d1 |
| children | 74dbf4c3f2e1 |
| rev | line source |
|---|---|
| 2 | 1 //========================================================================== |
| 2 // | |
| 3 // pid_misc.c | |
| 4 // | |
| 5 // HAL misc board support code for ARM PID7 | |
| 6 // | |
| 7 //========================================================================== | |
|
208
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
8 //####ECOSGPLCOPYRIGHTBEGIN#### |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
9 // ------------------------------------------- |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
10 // This file is part of eCos, the Embedded Configurable Operating System. |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
11 // Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc. |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
12 // |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
13 // eCos is free software; you can redistribute it and/or modify it under |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
14 // the terms of the GNU General Public License as published by the Free |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
15 // Software Foundation; either version 2 or (at your option) any later version. |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
16 // |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
17 // eCos is distributed in the hope that it will be useful, but WITHOUT ANY |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
18 // WARRANTY; without even the implied warranty of MERCHANTABILITY or |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
19 // FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
20 // for more details. |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
21 // |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
22 // You should have received a copy of the GNU General Public License along |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
23 // with eCos; if not, write to the Free Software Foundation, Inc., |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
24 // 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA. |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
25 // |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
26 // As a special exception, if other files instantiate templates or use macros |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
27 // or inline functions from this file, or you compile this file and link it |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
28 // with other works to produce a work based on this file, this file does not |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
29 // by itself cause the resulting work to be covered by the GNU General Public |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
30 // License. However the source code for this file must still be made available |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
31 // in accordance with section (3) of the GNU General Public License. |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
32 // |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
33 // This exception does not invalidate any other reasons why a work based on |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
34 // this file might be covered by the GNU General Public License. |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
35 // |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
36 // Alternative licenses for eCos may be arranged by contacting Red Hat, Inc. |
|
210
d2c90368aeef
Merge from eCos master repository on 2002-05-23-21:39:14-BST
jlarmour
parents:
208
diff
changeset
|
37 // at http://sources.redhat.com/ecos/ecos-license/ |
|
208
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
38 // ------------------------------------------- |
|
e0c0827131d1
Merge from eCos master repository on 2002-05-20-20:11:54-BST
jlarmour
parents:
154
diff
changeset
|
39 //####ECOSGPLCOPYRIGHTEND#### |
| 2 | 40 //========================================================================== |
| 41 //#####DESCRIPTIONBEGIN#### | |
| 42 // | |
| 43 // Author(s): gthomas | |
| 44 // Contributors: gthomas | |
| 45 // Date: 1999-02-20 | |
| 46 // Purpose: HAL board support | |
| 47 // Description: Implementations of HAL board interfaces | |
| 48 // | |
| 49 //####DESCRIPTIONEND#### | |
| 50 // | |
| 51 //===========================================================================*/ | |
| 52 | |
| 53 #include <pkgconf/hal.h> | |
| 54 | |
| 55 #include <cyg/infra/cyg_type.h> // base types | |
| 56 #include <cyg/infra/cyg_trac.h> // tracing macros | |
| 57 #include <cyg/infra/cyg_ass.h> // assertion macros | |
| 58 | |
| 59 #include <cyg/hal/hal_io.h> // IO macros | |
| 60 #include <cyg/hal/hal_arch.h> // Register state info | |
| 61 #include <cyg/hal/hal_diag.h> | |
| 62 #include <cyg/hal/hal_intr.h> // necessary? | |
|
108
ff3f181b64bd
Merge from eCos master repository on 2000-07-04-20:42:44-BST
jlarmour
parents:
66
diff
changeset
|
63 #include <cyg/hal/hal_if.h> // calling interface |
| 2 | 64 |
| 65 /*------------------------------------------------------------------------*/ | |
| 66 // On-board timer | |
| 67 /*------------------------------------------------------------------------*/ | |
| 68 | |
| 69 // Timer registers | |
|
154
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
70 #define CYG_DEVICE_TIMER1_BASE 0x0A800020 |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
71 #define CYG_DEVICE_TIMER1_LOAD \ |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
72 ((volatile cyg_uint32 *) (CYG_DEVICE_TIMER1_BASE + 0x00)) |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
73 // Load value, read/write |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
74 #define CYG_DEVICE_TIMER1_CURRENT \ |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
75 ((volatile cyg_uint32 *) (CYG_DEVICE_TIMER1_BASE + 0x04)) |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
76 // Current value, read |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
77 #define CYG_DEVICE_TIMER1_CONTROL \ |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
78 ((volatile cyg_uint32 *) (CYG_DEVICE_TIMER1_BASE + 0x08)) |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
79 // Control register, read/write |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
80 #define CYG_DEVICE_TIMER1_CLEAR \ |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
81 ((volatile cyg_uint32 *) (CYG_DEVICE_TIMER1_BASE + 0x0C)) |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
82 // Clears interrrupt, write only |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
83 |
| 2 | 84 #define CYG_DEVICE_TIMER_BASE 0x0A800020 |
| 85 #define CYG_DEVICE_TIMER_LOAD \ | |
| 86 ((volatile cyg_uint32 *) (CYG_DEVICE_TIMER_BASE + 0x00)) | |
| 87 // Load value, read/write | |
| 88 #define CYG_DEVICE_TIMER_CURRENT \ | |
| 89 ((volatile cyg_uint32 *) (CYG_DEVICE_TIMER_BASE + 0x04)) | |
| 90 // Current value, read | |
| 91 #define CYG_DEVICE_TIMER_CONTROL \ | |
| 92 ((volatile cyg_uint32 *) (CYG_DEVICE_TIMER_BASE + 0x08)) | |
| 93 // Control register, read/write | |
| 94 #define CYG_DEVICE_TIMER_CLEAR \ | |
| 95 ((volatile cyg_uint32 *) (CYG_DEVICE_TIMER_BASE + 0x0C)) | |
| 96 // Clears interrrupt, write only | |
| 97 | |
| 98 // Clock/timer control register | |
| 99 #define CTL_ENABLE 0x80 // Bit 7: 1 - counter enabled | |
| 100 #define CTL_DISABLE 0x00 // 0 - counter disabled | |
| 101 #define CTL_FREERUN 0x00 // Bit 6: 0 - free running counter | |
| 102 #define CTL_PERIODIC 0x40 // 1 - periodic timer mode | |
| 103 #define CTL_SCALE_1 0x00 // Bits 32: 00 - Scale clock by 1 | |
| 104 #define CTL_SCALE_16 0x04 // 01 - Scale by 16 | |
| 105 #define CTL_SCALE_256 0x08 // 10 - Scale by 256 | |
| 106 // 12.8us/tick | |
| 107 | |
| 108 // Interrupt controller registers | |
| 109 #define CYG_DEVICE_ICTL_BASE 0x0A000000 | |
| 110 #define CYG_DEVICE_IRQ_Status \ | |
| 111 ((volatile cyg_uint32 *) (CYG_DEVICE_ICTL_BASE + 0x00)) | |
| 112 // Current status, read only | |
| 113 #define CYG_DEVICE_IRQ_Enable \ | |
| 114 ((volatile cyg_uint32 *) (CYG_DEVICE_ICTL_BASE + 0x08)) | |
| 115 // Enable status, read only | |
| 116 #define CYG_DEVICE_IRQ_EnableSet \ | |
| 117 ((volatile cyg_uint32 *) (CYG_DEVICE_ICTL_BASE + 0x08)) | |
| 118 // Enable (1's only), write only | |
| 119 #define CYG_DEVICE_IRQ_EnableClear \ | |
| 120 ((volatile cyg_uint32 *) (CYG_DEVICE_ICTL_BASE + 0x0C)) | |
| 121 // Disable (1's only), write only | |
| 122 | |
| 123 static cyg_uint32 _period; | |
| 124 | |
| 125 void hal_clock_initialize(cyg_uint32 period) | |
| 126 { | |
| 127 //diag_init(); diag_printf("%s(%d)\n", __PRETTY_FUNCTION__, period); | |
| 128 //diag_printf("psr = %x\n", psr()); | |
| 129 HAL_WRITE_UINT32(CYG_DEVICE_TIMER_CONTROL, CTL_DISABLE); // Turn off | |
| 130 HAL_WRITE_UINT32(CYG_DEVICE_TIMER_LOAD, period); | |
| 131 HAL_WRITE_UINT32(CYG_DEVICE_TIMER_CONTROL, | |
| 132 CTL_ENABLE | CTL_PERIODIC | CTL_SCALE_16); | |
| 133 _period = period; | |
| 134 } | |
| 135 | |
| 136 void hal_clock_reset(cyg_uint32 vector, cyg_uint32 period) | |
| 137 { | |
| 138 //diag_init(); diag_printf("%s\n", __PRETTY_FUNCTION__); | |
| 139 HAL_WRITE_UINT32(CYG_DEVICE_TIMER_CLEAR, 0); | |
| 140 _period = period; | |
| 141 } | |
| 142 | |
| 143 void hal_clock_read(cyg_uint32 *pvalue) | |
| 144 { | |
| 145 cyg_uint32 value; | |
| 146 // diag_init(); diag_printf("%s\n", __PRETTY_FUNCTION__); | |
| 147 HAL_READ_UINT32(CYG_DEVICE_TIMER_CURRENT, value); | |
| 148 value &= 0xFFFF; | |
| 149 *pvalue = _period - (value & 0xFFFF); // Note: counter is only 16 bits | |
| 150 // and decreases | |
| 151 } | |
| 152 | |
|
154
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
153 // ------------------------------------------------------------------------- |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
154 // |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
155 // Delay for some number of micro-seconds |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
156 // |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
157 void hal_delay_us(cyg_int32 usecs) |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
158 { |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
159 cyg_uint32 value; |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
160 cyg_uint64 ticks = ((usecs*CYGNUM_HAL_RTC_PERIOD*CYGNUM_HAL_RTC_DENOMINATOR)/1000000); |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
161 |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
162 HAL_WRITE_UINT32(CYG_DEVICE_TIMER1_CONTROL, CTL_DISABLE); // Turn off |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
163 HAL_WRITE_UINT32(CYG_DEVICE_TIMER1_LOAD, ticks); |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
164 HAL_WRITE_UINT32(CYG_DEVICE_TIMER1_CONTROL, |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
165 CTL_ENABLE | CTL_FREERUN | CTL_SCALE_16); |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
166 |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
167 // Wait for timer to underflow |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
168 do { |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
169 HAL_READ_UINT32(CYG_DEVICE_TIMER_CURRENT, value); |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
170 value &= 0xFFFF; |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
171 } while (value < 0x7fff); |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
172 |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
173 HAL_WRITE_UINT32(CYG_DEVICE_TIMER1_CONTROL, CTL_DISABLE); // Turn off |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
174 } |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
175 |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
176 // ------------------------------------------------------------------------- |
|
e2d866e32dac
Merge from eCos master repository on 2001-02-26-23:18:05-GMT
jlarmour
parents:
152
diff
changeset
|
177 |
| 2 | 178 void hal_hardware_init(void) |
| 179 { | |
| 180 // Any hardware/platform initialization that needs to be done. | |
| 181 HAL_WRITE_UINT32(CYG_DEVICE_IRQ_EnableClear, 0xFFFF); // Clear all | |
| 182 // interrupt sources | |
|
108
ff3f181b64bd
Merge from eCos master repository on 2000-07-04-20:42:44-BST
jlarmour
parents:
66
diff
changeset
|
183 // Set up eCos/ROM interfaces |
|
ff3f181b64bd
Merge from eCos master repository on 2000-07-04-20:42:44-BST
jlarmour
parents:
66
diff
changeset
|
184 hal_if_init(); |
| 2 | 185 } |
| 186 | |
| 187 // | |
| 188 // This routine is called to respond to a hardware interrupt (IRQ). It | |
| 189 // should interrogate the hardware and return the IRQ vector number. | |
| 190 | |
| 191 int hal_IRQ_handler(void) | |
| 192 { | |
| 193 // Do hardware-level IRQ handling | |
| 194 int irq_status, vector; | |
| 195 HAL_READ_UINT32(CYG_DEVICE_IRQ_Status, irq_status); | |
| 196 //diag_init(); diag_printf("%s, status: %x\n", __PRETTY_FUNCTION__, irq_status); | |
| 197 for (vector = 1; vector < 16; vector++) { | |
| 198 if (irq_status & (1<<vector)) return vector; | |
| 199 } | |
|
152
f935b880e96c
Merge from eCos master repository on 2001-02-14-01:27:14-GMT
jlarmour
parents:
151
diff
changeset
|
200 return CYGNUM_HAL_INTERRUPT_NONE; // This shouldn't happen! |
| 2 | 201 } |
| 202 | |
| 203 // | |
| 204 // Interrupt control | |
| 205 // | |
| 206 | |
| 207 void hal_interrupt_mask(int vector) | |
| 208 { | |
| 209 //diag_init(); diag_printf("%s(%d)\n", __PRETTY_FUNCTION__, vector); | |
| 210 HAL_WRITE_UINT32(CYG_DEVICE_IRQ_EnableClear, 1<<vector); | |
| 211 } | |
| 212 | |
| 213 #if 0 | |
| 214 void hal_interrupt_status(void) | |
| 215 { | |
| 216 int irq_status, irq_enable, timer_status, timer_value, timer_load; | |
| 217 HAL_READ_UINT32(CYG_DEVICE_IRQ_Status, irq_status); | |
| 218 HAL_READ_UINT32(CYG_DEVICE_IRQ_Enable, irq_enable); | |
| 219 HAL_READ_UINT32(CYG_DEVICE_TIMER_LOAD, timer_load); | |
| 220 HAL_READ_UINT32(CYG_DEVICE_TIMER_CURRENT, timer_value); | |
| 221 HAL_READ_UINT32(CYG_DEVICE_TIMER_CONTROL, timer_status); | |
| 222 diag_printf("Interrupt: IRQ: %x.%x, TIMER: %x.%x.%x, psr: %x\n", | |
| 223 irq_status, irq_enable, timer_status, timer_value, | |
| 224 timer_load, psr()); | |
| 225 } | |
| 226 #endif | |
| 227 | |
| 228 void hal_interrupt_unmask(int vector) | |
| 229 { | |
| 230 //diag_init(); diag_printf("%s(%d)\n", __PRETTY_FUNCTION__, vector); | |
| 231 HAL_WRITE_UINT32(CYG_DEVICE_IRQ_EnableSet, 1<<vector); | |
| 232 } | |
| 233 | |
| 234 void hal_interrupt_acknowledge(int vector) | |
| 235 { | |
| 236 //diag_init(); diag_printf("%s(%d)\n", __PRETTY_FUNCTION__, vector); | |
| 237 } | |
| 238 | |
| 239 void hal_interrupt_configure(int vector, int level, int up) | |
| 240 { | |
| 241 //diag_init(); diag_printf("%s(%d,%d,%d)\n", __PRETTY_FUNCTION__, vector, level, up); | |
| 242 } | |
| 243 | |
| 244 void hal_interrupt_set_level(int vector, int level) | |
| 245 { | |
| 246 //diag_init(); diag_printf("%s(%d,%d)\n", __PRETTY_FUNCTION__, vector, level); | |
| 247 } | |
| 248 | |
| 249 void hal_show_IRQ(int vector, int data, int handler) | |
| 250 { | |
| 251 // diag_printf("IRQ - vector: %x, data: %x, handler: %x\n", vector, data, handler); | |
| 252 } | |
|
50
a0774359f013
Merge from eCos master repository on 1999-11-02-17:02:15-GMT
jlarmour
parents:
2
diff
changeset
|
253 |
| 2 | 254 /*---------------------------------------------------------------------------*/ |
| 255 /* End of hal_misc.c */ |