Mercurial > ecos
annotate packages/hal/mips/arch/current/src/vectors.S @ 10:d3fbcdfa1b2f ecos-sw-1999-05-29
Merge from eCos master repository on 1999-05-29-00:13:11-BST
| author | jlarmour |
|---|---|
| date | Fri, 28 May 1999 16:43:09 +0000 |
| parents | ece80412419a |
| children | 01ce82f3e11a |
| rev | line source |
|---|---|
| 0 | 1 ##============================================================================= |
| 2 ## | |
| 3 ## vectors.S | |
| 4 ## | |
| 5 ## MIPS exception vectors | |
| 6 ## | |
| 7 ##============================================================================= | |
| 8 #####COPYRIGHTBEGIN#### | |
| 9 # | |
| 10 # ------------------------------------------- | |
| 11 # The contents of this file are subject to the Cygnus eCos Public License | |
| 12 # Version 1.0 (the "License"); you may not use this file except in | |
| 13 # compliance with the License. You may obtain a copy of the License at | |
| 14 # http://sourceware.cygnus.com/ecos | |
| 15 # | |
| 16 # Software distributed under the License is distributed on an "AS IS" | |
| 17 # basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the | |
| 18 # License for the specific language governing rights and limitations under | |
| 19 # the License. | |
| 20 # | |
| 21 # The Original Code is eCos - Embedded Cygnus Operating System, released | |
| 22 # September 30, 1998. | |
| 23 # | |
| 24 # The Initial Developer of the Original Code is Cygnus. Portions created | |
| 2 | 25 # by Cygnus are Copyright (C) 1998,1999 Cygnus Solutions. All Rights Reserved. |
| 0 | 26 # ------------------------------------------- |
| 27 # | |
| 28 #####COPYRIGHTEND#### | |
| 29 ##============================================================================= | |
| 30 #######DESCRIPTIONBEGIN#### | |
| 31 ## | |
| 32 ## Author(s): nickg | |
| 33 ## Contributors: nickg | |
| 34 ## Date: 1998-02-04 | |
| 35 ## Purpose: MIPS exception vectors | |
| 36 ## Description: This file defines the code placed into the exception | |
| 37 ## vectors. It also contains the first level default VSRs | |
| 38 ## that save and restore state for both exceptions and | |
| 39 ## interrupts. | |
| 40 ## | |
| 41 ######DESCRIPTIONEND#### | |
| 42 ## | |
| 43 ##============================================================================= | |
| 44 | |
| 45 #include <pkgconf/system.h> | |
| 46 #include <pkgconf/hal.h> | |
| 47 | |
| 48 #ifdef CYGPKG_KERNEL | |
| 49 # include <pkgconf/kernel.h> | |
| 50 #endif | |
| 51 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
52 #include <cyg/hal/arch.inc> |
| 0 | 53 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
54 .extern cyg_instrument |
| 2 | 55 |
| 0 | 56 ##----------------------------------------------------------------------------- |
| 57 ## Hardware supplied vectors | |
| 58 | |
| 59 .set noreorder | |
| 60 | |
| 61 .section ".reset_vector","ax" | |
| 62 | |
| 63 # Reset vector at 0xBFC00000 | |
| 64 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
65 FUNC_START(reset_vector) |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
66 |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
67 lar v0,_start # jump to start |
| 0 | 68 jr v0 |
| 69 nop # (delay slot) | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
70 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
71 FUNC_END(reset_vector) |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
72 |
| 0 | 73 .section ".debug_vector","ax" |
| 74 | |
| 75 # Debug vector at 0xBFC00200 | |
| 76 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
77 FUNC_START(debug_vector) |
| 0 | 78 la k0,32 |
| 79 la k1,hal_vsr_table # Get VSR table | |
| 80 lw k1,32*4(k1) # load debug vector | |
| 81 jr k1 # go there | |
| 82 nop # (delay slot) | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
83 FUNC_END(debug_vector) |
| 0 | 84 |
| 85 .section ".other_vector","ax" | |
| 86 | |
| 87 # Common vector at 0x80000080 or 0xBFC00180 | |
| 88 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
89 FUNC_START(other_vector) |
| 0 | 90 mfc0 k0,cause # K0 = exception cause |
| 91 nop | |
| 92 andi k0,k0,0x7F # isolate exception code | |
| 93 la k1,hal_vsr_table # address of VSR table | |
| 94 add k1,k1,k0 # offset of VSR entry | |
| 95 lw k1,0(k1) # k1 = pointer to VSR | |
| 96 jr k1 # go there | |
| 97 nop # (delay slot) | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
98 FUNC_END(other_vector) |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
99 |
| 0 | 100 .section ".utlb_vector","ax" |
| 101 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
102 FUNC_START(utlb_vector) |
| 0 | 103 la k0,33 |
| 104 la k1,hal_vsr_table # Get VSR table | |
| 105 lw k1,33*4(k1) # load utlb vector | |
| 106 jr k1 # go there | |
| 107 nop # (delay slot) | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
108 FUNC_END(utlb_vector) |
| 0 | 109 |
| 110 ##----------------------------------------------------------------------------- | |
| 111 ## Startup code | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
112 |
| 0 | 113 .text |
| 114 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
115 FUNC_START(_start) |
| 0 | 116 |
| 117 # Initialize hardware | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
118 hal_cpu_init |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
119 hal_diag_init |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
120 hal_mmu_init |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
121 hal_fpu_init |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
122 hal_memc_init |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
123 hal_intc_init |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
124 hal_cache_init |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
125 hal_timer_init |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
126 |
| 0 | 127 # Load Global Pointer register. |
| 128 la gp,_gp | |
| 129 | |
| 130 # load initial stack pointer | |
| 131 la a0,__interrupt_stack | |
| 132 move sp,a0 | |
| 133 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
134 hal_mon_init |
| 0 | 135 |
| 136 #ifdef CYG_HAL_STARTUP_ROM | |
| 137 # Copy data from ROM to RAM | |
| 138 | |
| 139 .extern hal_copy_data | |
| 140 jal hal_copy_data | |
| 141 nop | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
142 |
| 0 | 143 #endif |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
144 |
| 0 | 145 # Zero BSS |
| 146 | |
| 147 .extern hal_zero_bss | |
| 148 jal hal_zero_bss | |
| 149 nop | |
| 150 | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
151 # Call variant and platform HAL |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
152 # initialization routines. |
| 0 | 153 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
154 .extern hal_variant_init |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
155 jal hal_variant_init |
| 2 | 156 nop |
| 157 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
158 .extern hal_platform_init |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
159 jal hal_platform_init |
| 2 | 160 nop |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
161 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
162 # Call constructors |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
163 .extern cyg_hal_invoke_constructors |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
164 jal cyg_hal_invoke_constructors |
| 2 | 165 nop |
| 166 | |
|
10
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
167 #if defined(CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS) |
| 2 | 168 .extern initialize_stub |
| 169 jal initialize_stub | |
| 0 | 170 nop |
| 2 | 171 #endif |
| 0 | 172 |
| 173 # Call cyg_start | |
| 174 | |
| 175 .extern cyg_start | |
| 176 jal cyg_start | |
| 177 nop | |
| 178 | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
179 9: b 9b # Loop if we return |
| 0 | 180 nop # (delay slot) |
| 181 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
182 FUNC_END(_start ) |
| 0 | 183 |
| 184 ##----------------------------------------------------------------------------- | |
| 185 ## Default exception VSR. | |
| 186 ## Saves machine state and calls external handling code. | |
| 187 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
188 FUNC_START(__default_exception_vsr) |
| 0 | 189 |
| 190 # We enter here with all of the CPU state still | |
| 191 # in its registers except: | |
| 192 # K0 = vector index | |
| 193 # K1 = address of this function | |
| 194 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
195 move k1,sp # K1 = original SP |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
196 |
| 0 | 197 #ifdef CYG_HAL_ROM_MONITOR |
| 198 # Switch to interrupt stack to handle exception | |
| 199 la sp,__interrupt_stack | |
| 200 #endif | |
| 201 | |
| 202 addi sp,sp,-mips_exception_decrement | |
| 203 # space for registers + safety margin | |
| 204 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
205 mfc0 k0,cause |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
206 andi k0,k0,0x7F # isolate exception code |
| 0 | 207 sw k0,mipsreg_vector(sp) # store vector |
| 208 | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
209 # store GPRs |
| 0 | 210 .set noat |
| 211 sw $0,(mipsreg_regs+0*4)(sp) | |
| 212 sw $1,(mipsreg_regs+1*4)(sp) | |
| 213 sw $2,(mipsreg_regs+2*4)(sp) | |
| 214 sw $3,(mipsreg_regs+3*4)(sp) | |
| 215 sw $4,(mipsreg_regs+4*4)(sp) | |
| 216 sw $5,(mipsreg_regs+5*4)(sp) | |
| 217 sw $6,(mipsreg_regs+6*4)(sp) | |
| 218 sw $7,(mipsreg_regs+7*4)(sp) | |
| 219 sw $8,(mipsreg_regs+8*4)(sp) | |
| 220 sw $9,(mipsreg_regs+9*4)(sp) | |
| 221 sw $10,(mipsreg_regs+10*4)(sp) | |
| 222 sw $11,(mipsreg_regs+11*4)(sp) | |
| 223 sw $12,(mipsreg_regs+12*4)(sp) | |
| 224 sw $13,(mipsreg_regs+13*4)(sp) | |
| 225 sw $14,(mipsreg_regs+14*4)(sp) | |
| 226 sw $15,(mipsreg_regs+15*4)(sp) | |
| 227 sw $16,(mipsreg_regs+16*4)(sp) | |
| 228 sw $17,(mipsreg_regs+17*4)(sp) | |
| 229 sw $18,(mipsreg_regs+18*4)(sp) | |
| 230 sw $19,(mipsreg_regs+19*4)(sp) | |
| 231 sw $20,(mipsreg_regs+20*4)(sp) | |
| 232 sw $21,(mipsreg_regs+21*4)(sp) | |
| 233 sw $22,(mipsreg_regs+22*4)(sp) | |
| 234 sw $23,(mipsreg_regs+23*4)(sp) | |
| 235 sw $24,(mipsreg_regs+24*4)(sp) | |
| 236 sw $25,(mipsreg_regs+25*4)(sp) | |
| 237 # sw $26,(mipsreg_regs+26*4)(sp) # == K0 | |
| 238 # sw $27,(mipsreg_regs+27*4)(sp) # == K1 | |
| 239 sw $28,(mipsreg_regs+28*4)(sp) # == GP | |
| 240 # sw $29,(mipsreg_regs+29*4)(sp) # == SP | |
| 241 sw $30,(mipsreg_regs+30*4)(sp) # == FP | |
| 242 sw $31,(mipsreg_regs+31*4)(sp) # == RA | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
243 .set at |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
244 |
| 0 | 245 mfhi a0 |
| 246 mflo a1 | |
| 247 sw a0,mipsreg_hi(sp) | |
| 248 sw a1,mipsreg_lo(sp) | |
| 249 | |
| 250 # K1 contains original SP | |
| 251 sw k1,(mipsreg_regs+29*4)(sp) # store in reg dump | |
| 252 | |
| 253 # save remaining machine state registers | |
| 254 mfc0 t0,cause | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
255 mfc0 t1,status |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
256 mfc0 t2,cache |
| 0 | 257 mfc0 t3,badvr |
| 258 mfc0 t4,config | |
| 259 mfc0 t5,prid | |
| 260 mfc0 t6,epc | |
| 261 | |
| 262 sw t0,mipsreg_cause(sp) | |
| 263 sw t1,mipsreg_sr(sp) | |
| 264 sw t2,mipsreg_cache(sp) | |
| 265 sw t3,mipsreg_badvr(sp) | |
| 266 sw t4,mipsreg_config(sp) | |
| 267 sw t5,mipsreg_prid(sp) | |
| 268 sw t6,mipsreg_pc(sp) | |
| 269 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
270 hal_fpu_save sp |
| 0 | 271 |
| 272 # The machine state is now all saved on the stack. | |
| 273 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
274 hal_diag_excpt_start |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
275 |
| 0 | 276 # Load Global Pointer register. |
| 277 la gp,_gp | |
| 278 | |
| 279 move s0,sp # save pointer to saved state | |
| 280 | |
| 281 addi sp,sp,-mips_stack_frame_size # make a null frame | |
| 282 | |
| 283 # Need to set up back pointers etc. ??? | |
| 284 | |
| 285 la ra,restore_state # load return address | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
286 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
287 hal_cpu_except_enable # reenable exceptions |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
288 |
| 0 | 289 .extern exception_handler |
| 290 j exception_handler # call C code | |
| 291 move a0,s0 # arg0 = register dump (delay slot) | |
| 292 | |
| 293 # When the exception handler returns, it will | |
| 294 # go back to restore_state, below. | |
| 295 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
296 FUNC_END(__default_exception_vsr) |
| 0 | 297 |
| 298 ##------------------------------------------------------------------------------ | |
| 299 ## Default interrupt VSR. | |
| 300 ## Saves machine state and calls appropriate ISR. When done, calls | |
| 301 ## interrupt_end() to finish up and possibly reschedule. | |
| 302 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
303 FUNC_START(__default_interrupt_vsr) |
| 0 | 304 |
| 305 | |
| 306 # We enter here with all of the CPU state still | |
| 307 # in its registers except: | |
| 308 # K0 = vector index | |
| 309 # K1 = address of this function | |
| 310 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
311 move k1,sp # K1 = original SP |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
312 |
| 0 | 313 addi sp,sp,-mips_exception_decrement |
| 314 # space for registers + safety margin | |
| 315 | |
| 316 sw k0,mipsreg_vector(sp) # store vector | |
| 317 | |
| 318 # store GPRs | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
319 .set noat |
| 0 | 320 sw $0,(mipsreg_regs+0*4)(sp) |
| 321 sw $1,(mipsreg_regs+1*4)(sp) | |
| 322 sw $2,(mipsreg_regs+2*4)(sp) | |
| 323 sw $3,(mipsreg_regs+3*4)(sp) | |
| 324 sw $4,(mipsreg_regs+4*4)(sp) | |
| 325 sw $5,(mipsreg_regs+5*4)(sp) | |
| 326 sw $6,(mipsreg_regs+6*4)(sp) | |
| 327 sw $7,(mipsreg_regs+7*4)(sp) | |
| 328 sw $8,(mipsreg_regs+8*4)(sp) | |
| 329 sw $9,(mipsreg_regs+9*4)(sp) | |
| 330 sw $10,(mipsreg_regs+10*4)(sp) | |
| 331 sw $11,(mipsreg_regs+11*4)(sp) | |
| 332 sw $12,(mipsreg_regs+12*4)(sp) | |
| 333 sw $13,(mipsreg_regs+13*4)(sp) | |
| 334 sw $14,(mipsreg_regs+14*4)(sp) | |
| 335 sw $15,(mipsreg_regs+15*4)(sp) | |
| 336 sw $16,(mipsreg_regs+16*4)(sp) | |
| 337 sw $17,(mipsreg_regs+17*4)(sp) | |
| 338 sw $18,(mipsreg_regs+18*4)(sp) | |
| 339 sw $19,(mipsreg_regs+19*4)(sp) | |
| 340 sw $20,(mipsreg_regs+20*4)(sp) | |
| 341 sw $21,(mipsreg_regs+21*4)(sp) | |
| 342 sw $22,(mipsreg_regs+22*4)(sp) | |
| 343 sw $23,(mipsreg_regs+23*4)(sp) | |
| 344 sw $24,(mipsreg_regs+24*4)(sp) | |
| 345 sw $25,(mipsreg_regs+25*4)(sp) | |
| 346 # sw $26,(mipsreg_regs+26*4)(sp) # == K0 | |
| 347 # sw $27,(mipsreg_regs+27*4)(sp) # == K1 | |
| 348 sw $28,(mipsreg_regs+28*4)(sp) # == GP | |
| 349 # sw $29,(mipsreg_regs+29*4)(sp) # == SP | |
| 350 sw $30,(mipsreg_regs+30*4)(sp) # == FP | |
| 351 sw $31,(mipsreg_regs+31*4)(sp) # == RA | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
352 .set at |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
353 |
| 0 | 354 mfhi a0 |
| 355 mflo a1 | |
| 356 sw a0,mipsreg_hi(sp) | |
| 357 sw a1,mipsreg_lo(sp) | |
| 358 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
359 # K1 contains original SP |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
360 sw k1,(mipsreg_regs+29*4)(sp) # store in reg dump |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
361 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
362 mfc0 t1,status |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
363 mfc0 t2,cache |
| 0 | 364 mfc0 t3,epc |
| 365 | |
| 366 sw t1,mipsreg_sr(sp) | |
| 367 sw t2,mipsreg_cache(sp) | |
| 368 sw t3,mipsreg_pc(sp) | |
| 369 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
370 hal_fpu_save sp |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
371 |
| 0 | 372 # The machine state is now all saved on the stack. |
| 373 | |
| 374 # Load Global Pointer register. | |
| 375 la gp,_gp | |
| 376 | |
| 377 #ifdef CYGFUN_HAL_COMMON_KERNEL_SUPPORT | |
| 2 | 378 .extern cyg_scheduler_sched_lock |
| 379 la v0,cyg_scheduler_sched_lock | |
| 0 | 380 lw a0,0(v0) |
| 381 addi a0,a0,1 | |
| 382 sw a0,0(v0) | |
| 383 #endif | |
| 384 | |
| 385 move s0,sp # save pointer to saved state | |
| 386 | |
| 387 #ifdef CYGIMP_HAL_COMMON_INTERRUPTS_USE_INTERRUPT_STACK | |
| 388 | |
| 389 la a0,__interrupt_stack # a0 = stack top | |
| 390 la a1,__interrupt_stack_base # a1 = stack base | |
| 391 sub a3,sp,a1 # a3 = sp - base | |
| 392 bltz a3,1f # if < 0 - not on istack | |
| 393 nop # delay slot | |
| 394 sub t0,a0,sp # t0 = top - sp | |
| 395 bgtz t0,8f # if > 0 - already on istack | |
| 396 nop # delay slot | |
| 397 1: | |
| 398 move sp,a0 # switch to istack | |
| 399 8: | |
| 400 addi sp,sp,-4 # space for old SP | |
| 401 sw s0,0(sp) # save old SP on stack | |
| 402 | |
| 403 #endif | |
| 404 | |
| 405 subu sp,sp,mips_stack_frame_size # make a null frame | |
| 406 | |
| 407 # Need to set up back pointers etc. ??? | |
| 408 | |
| 409 # Decode external interrupt via interrupt controller | |
| 410 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
411 hal_intc_decode s2 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
412 |
| 0 | 413 #ifdef CYGIMP_HAL_COMMON_INTERRUPTS_CHAIN |
| 414 move s1,zero # Just vector zero is supported | |
| 415 #else | |
| 416 move s1,s2 # Vector == interrupt number | |
| 417 #endif | |
| 418 | |
| 419 # Here s1 is the number of the vector to be called and s2 is | |
| 420 # the number of the interrupt being serviced. | |
|
10
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
421 |
|
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
422 hal_diag_intr_start |
|
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
423 |
| 0 | 424 #if defined(CYGPKG_KERNEL_INSTRUMENT) && defined(CYGDBG_KERNEL_INSTRUMENT_INTR) |
| 425 | |
| 426 # Call cyg_instrument to record that this interrupt is being raised. | |
| 427 | |
| 428 li a0,0x0301 # a0 = type = INTR,RAISE | |
| 429 move a1,s1 # a1 = vector number | |
| 430 jal cyg_instrument # call instrument function | |
| 431 xor a2,a2,a2 # arg2 = 0 (delay slot) | |
| 432 #endif | |
| 433 | |
|
10
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
434 #if defined(CYGDBG_HAL_DEBUG_GDB_CTRLC_SUPPORT) |
|
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
435 # If we are supporting Ctrl-C interrupts from GDB, we must squirrel |
|
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
436 # away a pointer to the save interrupt state here so that we can |
|
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
437 # plant a breakpoint at some later time. |
|
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
438 |
|
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
439 .extern hal_saved_interrupt_state |
|
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
440 la v0,hal_saved_interrupt_state |
|
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
441 sw s0,0(v0) |
|
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
442 |
|
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
443 #endif |
|
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
444 |
| 0 | 445 sll s1,s1,2 # s1 = byte offset of vector |
|
10
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
446 |
|
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
447 hal_cpu_except_enable # reenable exceptions |
|
d3fbcdfa1b2f
Merge from eCos master repository on 1999-05-29-00:13:11-BST
jlarmour
parents:
8
diff
changeset
|
448 |
| 0 | 449 la t2,hal_interrupt_handlers # handler table |
| 450 add t2,t2,s1 # address of ISR ptr | |
| 451 lw t2,0(t2) # ISR pointer | |
| 452 | |
| 453 la a1,hal_interrupt_data # data table | |
| 454 add a1,a1,s1 # address of data ptr | |
| 455 lw a1,0(a1) # Data pointer | |
| 456 | |
| 457 move a0,s2 # pass interrupt number | |
| 2 | 458 |
| 0 | 459 jalr t2 # call ISR via t2 |
| 460 nop # (delay slot) | |
| 461 | |
| 462 #ifdef CYGIMP_HAL_COMMON_INTERRUPTS_USE_INTERRUPT_STACK | |
| 463 | |
| 464 # If we are returning from the last nested interrupt, move back | |
| 465 # to the thread stack. interrupt_end() must be called on the | |
| 466 # thread stack since it potentially causes a context switch. | |
| 467 # Since we have arranged for the top of stack location to | |
| 468 # contain the sp we need to go back to here, just pop it off | |
| 469 # and put it in SP. | |
| 470 | |
| 471 | |
| 472 lw sp,mips_stack_frame_size(sp) # sp = *sp | |
| 473 subu sp,sp,mips_stack_frame_size # make a null frame | |
| 474 #endif | |
| 475 | |
| 476 #ifdef CYGFUN_HAL_COMMON_KERNEL_SUPPORT | |
| 477 | |
| 478 # We only need to call _interrupt_end() when there is a kernel | |
| 479 # present to do any tidying up. | |
| 480 | |
| 481 # On return v0 bit 1 will indicate whether a DSR is | |
| 482 # to be posted. Pass this together with a pointer to | |
| 483 # the interrupt object we have just used to the | |
| 484 # interrupt tidy up routine. | |
| 485 | |
| 486 # Note that s0, s1 and s2 are defined to be preserved across | |
| 487 # calls by the calling convention, so they still contain | |
| 488 # the register dump, the vector offset and the interrupt number | |
| 489 # respectively. | |
| 490 | |
| 491 move a0,v0 # put ISR result in arg0 | |
| 492 | |
| 493 la a1,hal_interrupt_objects # interrupt object table | |
| 494 add a1,a1,s1 # address of object ptr | |
| 495 lw a1,0(a1) # a1 = object ptr | |
| 496 | |
| 497 move a2,s0 # arg3 = saved register dump | |
| 498 | |
| 499 .extern interrupt_end | |
| 500 jal interrupt_end # call into C to finish off | |
| 501 nop # (delay slot) | |
| 502 | |
| 503 #endif | |
| 504 | |
| 505 restore_state: | |
| 506 | |
| 507 # All done, restore CPU state and continue | |
| 508 | |
| 509 addi sp,sp,mips_stack_frame_size # retrieve CPU state ptr | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
510 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
511 # Disable interrupts again while we restore state. |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
512 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
513 hal_diag_restore |
| 0 | 514 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
515 hal_fpu_load sp |
| 0 | 516 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
517 lw t0,mipsreg_cache(sp) |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
518 lw t1,mipsreg_hi(sp) |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
519 lw t2,mipsreg_lo(sp) |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
520 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
521 mtc0 t0,cache |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
522 mthi t1 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
523 mtlo t2 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
524 |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
525 # load GPRs |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
526 .set noat |
| 0 | 527 # lw $0,(mipsreg_regs+0*4)(sp) |
| 528 lw $1,(mipsreg_regs+1*4)(sp) | |
| 529 lw $2,(mipsreg_regs+2*4)(sp) | |
| 530 lw $3,(mipsreg_regs+3*4)(sp) | |
| 531 lw $4,(mipsreg_regs+4*4)(sp) | |
| 532 lw $5,(mipsreg_regs+5*4)(sp) | |
| 533 lw $6,(mipsreg_regs+6*4)(sp) | |
| 534 lw $7,(mipsreg_regs+7*4)(sp) | |
| 535 lw $8,(mipsreg_regs+8*4)(sp) | |
| 536 lw $9,(mipsreg_regs+9*4)(sp) | |
| 537 lw $10,(mipsreg_regs+10*4)(sp) | |
| 538 lw $11,(mipsreg_regs+11*4)(sp) | |
| 539 lw $12,(mipsreg_regs+12*4)(sp) | |
| 540 lw $13,(mipsreg_regs+13*4)(sp) | |
| 541 lw $14,(mipsreg_regs+14*4)(sp) | |
| 542 lw $15,(mipsreg_regs+15*4)(sp) | |
| 543 lw $16,(mipsreg_regs+16*4)(sp) | |
| 544 lw $17,(mipsreg_regs+17*4)(sp) | |
| 545 lw $18,(mipsreg_regs+18*4)(sp) | |
| 546 lw $19,(mipsreg_regs+19*4)(sp) | |
| 547 lw $20,(mipsreg_regs+20*4)(sp) | |
| 548 lw $21,(mipsreg_regs+21*4)(sp) | |
| 549 lw $22,(mipsreg_regs+22*4)(sp) | |
| 550 lw $23,(mipsreg_regs+23*4)(sp) | |
| 551 lw $24,(mipsreg_regs+24*4)(sp) | |
| 552 lw $25,(mipsreg_regs+25*4)(sp) | |
| 553 # lw $26,(mipsreg_regs+26*4)(sp) # == K0 | |
| 554 # lw $27,(mipsreg_regs+27*4)(sp) # == K1 | |
| 555 lw $28,(mipsreg_regs+28*4)(sp) # == GP | |
| 556 # lw $29,(mipsreg_regs+29*4)(sp) # == SP | |
| 557 lw $30,(mipsreg_regs+30*4)(sp) # == FP | |
| 558 lw $31,(mipsreg_regs+31*4)(sp) # == RA | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
559 .set at |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
560 |
| 0 | 561 lw k0,mipsreg_pc(sp) # K0 = return PC |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
562 lw k1,mipsreg_sr(sp) # K1 = saved SR |
| 0 | 563 lw sp,(mipsreg_regs+29*4)(sp) # load SP |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
564 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
565 # Invoke CPU specific mechanism for returning from this |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
566 # exception |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
567 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
568 hal_cpu_eret k0,k1 |
| 0 | 569 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
570 FUNC_END(__default_interrupt_vsr) |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
571 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
572 hal_intc_decode_data |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
573 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
574 ##----------------------------------------------------------------------------- |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
575 ## Execute pending DSRs on the interrupt stack with interrupts enabled. |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
576 ## Note: this can only be called from code running on a thread stack |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
577 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
578 #ifdef CYGIMP_HAL_COMMON_INTERRUPTS_USE_INTERRUPT_STACK |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
579 .extern cyg_interrupt_call_pending_DSRs |
| 0 | 580 |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
581 FUNC_START(hal_interrupt_stack_call_pending_DSRs) |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
582 mfc0 t0,status # get status register value |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
583 la v0,__interrupt_stack # v0 = interrupt stack |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
584 move v1,sp # v1 = original stack ptr |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
585 move sp,v0 # sp = interrupt stack |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
586 addi sp,sp,-32 # make a null frame |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
587 sw v1,16(sp) # save old sp |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
588 sw ra,20(sp) # save old ra |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
589 sw t0,24(sp) # save old sr |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
590 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
591 hal_cpu_int_enable |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
592 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
593 jal cyg_interrupt_call_pending_DSRs # call back to kernel |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
594 nop |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
595 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
596 lw a0,24(sp) # get status reg |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
597 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
598 hal_cpu_int_merge a0 # merge with current SR |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
599 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
600 lw ra,20(sp) # restore ra |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
601 lw sp,16(sp) # restore sp |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
602 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
603 jr ra # go back |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
604 nop # delay slot |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
605 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
606 FUNC_END(hal_interrupt_stack_call_pending_DSRs) |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
607 #endif |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
608 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
609 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
610 // Short circuit in case any code tries to use "__gccmain()" |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
611 FUNC_START(__gccmain) |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
612 jr ra |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
613 FUNC_END(__gccmain) |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
614 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
615 |
| 0 | 616 ##----------------------------------------------------------------------------- |
| 617 ## Interrupt Stack. | |
| 618 ## Used during intialization and for executing ISRs. | |
| 619 | |
| 620 .bss | |
| 621 | |
| 622 .balign 16 | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
623 .global cyg_interrupt_stack_base |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
624 cyg_interrupt_stack_base: |
| 0 | 625 __interrupt_stack_base: |
| 626 .rept CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE | |
| 627 .byte 0 | |
| 628 .endr | |
| 629 .balign 16 | |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
630 .global cyg_interrupt_stack |
|
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
631 cyg_interrupt_stack: |
| 0 | 632 __interrupt_stack: |
| 633 | |
| 634 .long 0,0,0,0,0,0,0,0 | |
| 635 | |
| 636 ##----------------------------------------------------------------------------- | |
| 637 ## VSR table. | |
| 638 ## The main interrupt code indirects through here to find the VSR | |
| 639 ## to execute for each architecture defined interrupt. | |
| 640 ## This is only used for simulated targets, on real targets a fixed location VSR | |
| 641 ## table is now allocated at 0x80000100. | |
| 642 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
643 #ifndef CYG_HAL_MIPS_VSR_TABLE_DEFINED |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
644 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
645 ## .section ".vsr_table","a" |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
646 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
647 .data |
| 0 | 648 |
| 649 .globl hal_vsr_table | |
| 650 | |
| 651 hal_vsr_table: | |
| 652 .long __default_interrupt_vsr | |
| 653 .rept 63 | |
| 654 .long __default_exception_vsr | |
| 655 .endr | |
| 656 | |
| 657 #endif | |
| 658 | |
| 659 #------------------------------------------------------------------------------ | |
| 660 # Interrupt vector tables. | |
| 661 # These tables contain the isr, data and object pointers used to deliver | |
| 662 # interrupts to user code. | |
| 663 # hal_interrupt_level contains the interrupt level set by | |
| 664 # HAL_INTERRUPT_CONFIGURE(). | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
665 # This is a default set that provide support only for the 6 external |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
666 # interrupts in the status/cause registers. Platforms or boards are expected |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
667 # to define their own versions of these if they have their own interrupt mappings. |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
668 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
669 #ifndef CYG_HAL_MIPS_ISR_TABLES_DEFINED |
| 0 | 670 |
| 671 .extern hal_default_isr | |
| 672 | |
| 673 .data | |
| 674 | |
| 675 .globl hal_interrupt_handlers | |
| 676 hal_interrupt_handlers: | |
| 677 .long hal_default_isr | |
| 678 .long hal_default_isr | |
| 679 .long hal_default_isr | |
| 680 .long hal_default_isr | |
| 681 .long hal_default_isr | |
| 682 .long hal_default_isr | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
683 |
| 0 | 684 |
| 685 .globl hal_interrupt_data | |
| 686 hal_interrupt_data: | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
687 .rept 6 |
| 0 | 688 .long 0 |
| 689 .endr | |
| 690 | |
| 691 .globl hal_interrupt_objects | |
| 692 hal_interrupt_objects: | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
693 .rept 6 |
| 0 | 694 .long 0 |
| 695 .endr | |
| 696 | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
697 #endif |
|
8
ece80412419a
Merge from eCos master repository on 1999-05-21-22:05:54-BST
jlarmour
parents:
6
diff
changeset
|
698 |
| 0 | 699 ##----------------------------------------------------------------------------- |
| 700 ## end of vectors.S | |
|
6
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
701 |
|
d376b777e2ce
Merge from eCos master repository on 1999-05-14-19:27:43-BST
jlarmour
parents:
2
diff
changeset
|
702 |
