Mercurial > ecos
annotate packages/hal/powerpc/arch/current/src/hal_misc.c @ 62:7a6ac9edc838 ecos-sw-2000-01-24
Merge from eCos master repository on 2000-01-24-19:43:49-GMT
| author | jlarmour |
|---|---|
| date | Mon, 24 Jan 2000 21:43:17 +0000 |
| parents | 797268ecc331 |
| children | c38311975d4f |
| rev | line source |
|---|---|
| 2 | 1 //========================================================================== |
| 0 | 2 // |
| 3 // hal_misc.c | |
| 4 // | |
| 5 // HAL miscellaneous functions | |
| 6 // | |
| 2 | 7 //========================================================================== |
| 0 | 8 //####COPYRIGHTBEGIN#### |
| 9 // | |
| 10 // ------------------------------------------- | |
| 11 // The contents of this file are subject to the Cygnus eCos Public License | |
| 12 // Version 1.0 (the "License"); you may not use this file except in | |
| 13 // compliance with the License. You may obtain a copy of the License at | |
| 14 // http://sourceware.cygnus.com/ecos | |
| 15 // | |
| 16 // Software distributed under the License is distributed on an "AS IS" | |
| 17 // basis, WITHOUT WARRANTY OF ANY KIND, either express or implied. See the | |
| 18 // License for the specific language governing rights and limitations under | |
| 19 // the License. | |
| 20 // | |
| 21 // The Original Code is eCos - Embedded Cygnus Operating System, released | |
| 22 // September 30, 1998. | |
| 23 // | |
| 24 // The Initial Developer of the Original Code is Cygnus. Portions created | |
| 2 | 25 // by Cygnus are Copyright (C) 1998, 1999 Cygnus Solutions. |
| 26 // All Rights Reserved. | |
| 0 | 27 // ------------------------------------------- |
| 28 // | |
| 29 //####COPYRIGHTEND#### | |
| 2 | 30 //========================================================================== |
| 0 | 31 //#####DESCRIPTIONBEGIN#### |
| 32 // | |
| 2 | 33 // Author(s): nickg, jskov |
| 34 // Contributors: nickg, jskov, | |
| 35 // jlarmour | |
| 36 // Date: 1999-02-20 | |
| 37 // Purpose: HAL miscellaneous functions | |
| 38 // Description: This file contains miscellaneous functions provided by the | |
| 39 // HAL. | |
| 0 | 40 // |
| 41 //####DESCRIPTIONEND#### | |
| 42 // | |
| 2 | 43 //=========================================================================== |
| 0 | 44 |
| 45 #include <pkgconf/hal.h> | |
| 46 | |
| 2 | 47 #define CYGARC_HAL_COMMON_EXPORT_CPU_MACROS |
| 48 #include <cyg/hal/ppc_regs.h> // SPR definitions | |
| 49 | |
| 0 | 50 #include <cyg/infra/cyg_type.h> |
| 51 #include <cyg/infra/cyg_trac.h> // tracing macros | |
| 52 #include <cyg/infra/cyg_ass.h> // assertion macros | |
| 2 | 53 #include <cyg/infra/diag.h> // diag_printf |
| 0 | 54 |
| 55 #include <cyg/hal/hal_arch.h> // HAL header | |
| 2 | 56 #include <cyg/hal/hal_cache.h> // HAL cache |
| 57 #if defined(CYGFUN_HAL_COMMON_KERNEL_SUPPORT) && \ | |
| 58 defined(CYGPKG_HAL_EXCEPTIONS) | |
| 59 # include <cyg/hal/hal_intr.h> // HAL interrupts/exceptions | |
| 60 #endif | |
| 0 | 61 |
| 62 //--------------------------------------------------------------------------- | |
| 2 | 63 // Functions used during initialization. |
| 0 | 64 |
| 2 | 65 #ifdef CYGSEM_HAL_STOP_CONSTRUCTORS_ON_FLAG |
| 66 cyg_bool cyg_hal_stop_constructors; | |
| 67 #endif | |
| 68 | |
| 69 typedef void (*pfunc) (void); | |
| 70 extern pfunc __CTOR_LIST__[]; | |
| 71 extern pfunc __CTOR_END__[]; | |
| 0 | 72 |
| 2 | 73 void |
| 74 cyg_hal_invoke_constructors (void) | |
| 75 { | |
| 76 #ifdef CYGSEM_HAL_STOP_CONSTRUCTORS_ON_FLAG | |
| 77 static pfunc *p = &__CTOR_END__[-1]; | |
| 78 | |
| 79 cyg_hal_stop_constructors = 0; | |
| 80 for (; p >= __CTOR_LIST__; p--) { | |
| 81 (*p) (); | |
| 82 if (cyg_hal_stop_constructors) { | |
| 83 p--; | |
| 84 break; | |
| 0 | 85 } |
| 86 } | |
| 2 | 87 #else |
| 88 pfunc *p; | |
| 89 | |
| 90 for (p = &__CTOR_END__[-1]; p >= __CTOR_LIST__; p--) | |
| 91 (*p) (); | |
| 92 #endif | |
| 0 | 93 } |
| 94 | |
| 95 // Override any __eabi the compiler might generate. We don't want | |
| 96 // constructors to be called twice. | |
| 97 void __eabi (void) {} | |
| 98 | |
| 99 //--------------------------------------------------------------------------- | |
| 100 // First level C exception handler. | |
| 101 | |
| 102 externC void __handle_exception (void); | |
| 103 | |
| 104 externC HAL_SavedRegisters *_hal_registers; | |
| 105 | |
|
38
e7ba79f6d3a8
Merge from eCos master repository on 1999-09-23-20:10:25-BST
jlarmour
parents:
36
diff
changeset
|
106 externC void *__mem_fault_handler; |
|
e7ba79f6d3a8
Merge from eCos master repository on 1999-09-23-20:10:25-BST
jlarmour
parents:
36
diff
changeset
|
107 |
| 2 | 108 void |
| 109 cyg_hal_exception_handler(HAL_SavedRegisters *regs) | |
| 0 | 110 { |
| 111 #ifdef CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS | |
| 112 | |
|
38
e7ba79f6d3a8
Merge from eCos master repository on 1999-09-23-20:10:25-BST
jlarmour
parents:
36
diff
changeset
|
113 // If we caught an exception inside the stubs, see if we were expecting it |
|
e7ba79f6d3a8
Merge from eCos master repository on 1999-09-23-20:10:25-BST
jlarmour
parents:
36
diff
changeset
|
114 // and if so jump to the saved address |
|
e7ba79f6d3a8
Merge from eCos master repository on 1999-09-23-20:10:25-BST
jlarmour
parents:
36
diff
changeset
|
115 if (__mem_fault_handler) { |
|
e7ba79f6d3a8
Merge from eCos master repository on 1999-09-23-20:10:25-BST
jlarmour
parents:
36
diff
changeset
|
116 regs->pc = (CYG_ADDRWORD)__mem_fault_handler; |
|
e7ba79f6d3a8
Merge from eCos master repository on 1999-09-23-20:10:25-BST
jlarmour
parents:
36
diff
changeset
|
117 return; // Caught an exception inside stubs |
|
e7ba79f6d3a8
Merge from eCos master repository on 1999-09-23-20:10:25-BST
jlarmour
parents:
36
diff
changeset
|
118 } |
|
e7ba79f6d3a8
Merge from eCos master repository on 1999-09-23-20:10:25-BST
jlarmour
parents:
36
diff
changeset
|
119 |
| 0 | 120 // Set the pointer to the registers of the current exception |
| 121 // context. At entry the GDB stub will expand the | |
| 122 // HAL_SavedRegisters structure into a (bigger) register array. | |
| 123 _hal_registers = regs; | |
| 124 | |
| 125 __handle_exception(); | |
| 126 | |
|
32
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
127 #ifdef CYGPKG_HAL_QUICC |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
128 { |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
129 // This is unpleasant: it appears that if we interrupt the board |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
130 // using ^C coming in on the QUICC's SMC1, by planting a breakpoint |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
131 // at the interrupt return address, the decrementer interrupt is |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
132 // not taken when the bp exception returns AND WORSE no other |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
133 // interrupt is possible until the decrementer fires again. This |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
134 // does not apply to simple "incoming character" interrupts; it |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
135 // seems it has to be combined with an immediate trap on RTI for |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
136 // this to occur. |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
137 // |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
138 // The solution is to test for decrementer underflow after the |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
139 // (any) exception, and maybe reinitialize the decrementer. If the |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
140 // decrementer interrupt gets taken, that causes decrementer reinit |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
141 // too, and no harm is done. |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
142 |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
143 cyg_uint32 result; |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
144 asm volatile( |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
145 "mfdec %0;" |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
146 : "=r"(result) |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
147 ); |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
148 |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
149 if ( CYGNUM_HAL_RTC_PERIOD < result ) { |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
150 // then we missed a tick, but the exception masked it |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
151 // reset the decrementer here |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
152 asm volatile( |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
153 "mtdec %0;" |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
154 : : "r"(CYGNUM_HAL_RTC_PERIOD) |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
155 ); |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
156 } |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
157 } |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
158 #endif |
|
18
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
159 |
| 2 | 160 #elif defined(CYGFUN_HAL_COMMON_KERNEL_SUPPORT) && \ |
| 161 defined(CYGPKG_HAL_EXCEPTIONS) | |
| 162 int vector = regs->vector>>8; | |
| 0 | 163 |
| 164 // We should decode the vector and pass a more appropriate | |
| 165 // value as the second argument. For now we simply pass a | |
| 166 // pointer to the saved registers. We should also divert | |
| 167 // breakpoint and other debug vectors into the debug stubs. | |
| 168 | |
| 2 | 169 if (vector==CYGNUM_HAL_VECTOR_PROGRAM) { |
| 170 int srr1; | |
| 171 CYGARC_MFSPR(CYGARC_REG_SRR1, srr1); // get srr1 | |
| 172 | |
| 173 switch ((srr1 >> 17) & 0xf) { | |
| 174 case 1: | |
| 175 vector = CYGNUM_HAL_EXCEPTION_TRAP; | |
| 176 break; | |
| 177 case 2: | |
| 178 vector = CYGNUM_HAL_EXCEPTION_PRIVILEGED_INSTRUCTION; | |
| 179 break; | |
| 180 case 4: | |
| 181 vector = CYGNUM_HAL_EXCEPTION_ILLEGAL_INSTRUCTION; | |
| 182 break; | |
| 183 case 8: | |
| 184 vector = CYGNUM_HAL_EXCEPTION_FPU; | |
| 185 break; | |
| 186 default: | |
| 187 CYG_FAIL("Unknown PROGRAM exception!!"); | |
| 188 } | |
| 189 } | |
| 190 cyg_hal_deliver_exception( vector, (CYG_ADDRWORD)regs ); | |
| 0 | 191 |
| 192 #else | |
| 193 | |
| 194 CYG_FAIL("Exception!!!"); | |
| 195 | |
| 196 #endif | |
| 197 | |
| 198 return; | |
| 199 } | |
| 200 | |
| 201 //--------------------------------------------------------------------------- | |
|
14
01ce82f3e11a
Merge from eCos master repository on 1999-06-11-17:05:41-BST
jlarmour
parents:
2
diff
changeset
|
202 // Default ISRs |
| 0 | 203 |
| 2 | 204 externC cyg_uint32 |
| 205 hal_default_isr(CYG_ADDRWORD vector, CYG_ADDRWORD data) | |
| 0 | 206 { |
| 2 | 207 diag_printf("Interrupt: %d\n", vector); |
| 208 | |
| 0 | 209 CYG_FAIL("Spurious Interrupt!!!"); |
| 210 return 0; | |
| 211 } | |
| 212 | |
|
14
01ce82f3e11a
Merge from eCos master repository on 1999-06-11-17:05:41-BST
jlarmour
parents:
2
diff
changeset
|
213 // The decrementer default ISR has to do nothing. The reason is that |
|
01ce82f3e11a
Merge from eCos master repository on 1999-06-11-17:05:41-BST
jlarmour
parents:
2
diff
changeset
|
214 // decrementer interrupts cannot be disabled - if a kernel configuration |
|
01ce82f3e11a
Merge from eCos master repository on 1999-06-11-17:05:41-BST
jlarmour
parents:
2
diff
changeset
|
215 // does not use the RTC, but does use external interrupts, the decrementer |
|
01ce82f3e11a
Merge from eCos master repository on 1999-06-11-17:05:41-BST
jlarmour
parents:
2
diff
changeset
|
216 // underflow could cause a CYG_FAIL (as above) even though the user did |
|
01ce82f3e11a
Merge from eCos master repository on 1999-06-11-17:05:41-BST
jlarmour
parents:
2
diff
changeset
|
217 // not expect any decrementer interrupts to happen. |
|
01ce82f3e11a
Merge from eCos master repository on 1999-06-11-17:05:41-BST
jlarmour
parents:
2
diff
changeset
|
218 externC cyg_uint32 |
|
01ce82f3e11a
Merge from eCos master repository on 1999-06-11-17:05:41-BST
jlarmour
parents:
2
diff
changeset
|
219 hal_default_decrementer_isr(CYG_ADDRWORD vector, CYG_ADDRWORD data) |
|
01ce82f3e11a
Merge from eCos master repository on 1999-06-11-17:05:41-BST
jlarmour
parents:
2
diff
changeset
|
220 { |
|
01ce82f3e11a
Merge from eCos master repository on 1999-06-11-17:05:41-BST
jlarmour
parents:
2
diff
changeset
|
221 return 0; |
|
01ce82f3e11a
Merge from eCos master repository on 1999-06-11-17:05:41-BST
jlarmour
parents:
2
diff
changeset
|
222 } |
|
01ce82f3e11a
Merge from eCos master repository on 1999-06-11-17:05:41-BST
jlarmour
parents:
2
diff
changeset
|
223 |
| 0 | 224 //--------------------------------------------------------------------------- |
| 225 // Idle thread action | |
| 226 | |
| 2 | 227 void |
| 228 hal_idle_thread_action( cyg_uint32 count ) | |
| 0 | 229 { |
|
32
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
230 #if 0 |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
231 #ifdef CYG_HAL_POWERPC_MPC860 |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
232 register cyg_uint32 result; |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
233 |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
234 cyg_uint32 *psivec = (cyg_uint32*)CYGARC_REG_IMM_SIVEC ; |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
235 cyg_uint32 *psimask = (cyg_uint32*)CYGARC_REG_IMM_SIMASK; |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
236 cyg_uint32 *psipend = (cyg_uint32*)CYGARC_REG_IMM_SIPEND; |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
237 cyg_uint16 *ptbscr = (cyg_uint16*)CYGARC_REG_IMM_TBSCR; |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
238 |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
239 asm volatile( |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
240 "mfdec %0;" |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
241 : "=r"(result) |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
242 ); |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
243 diag_printf( "Dec %08x, TBSCR %04x, vec %d: sivec %08x, simask %08x, sipend %08x\n", |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
244 result, (cyg_uint32)(*ptbscr), (*psivec)>>26, *psivec, *psimask, *psipend ); |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
245 #endif |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
246 #endif |
| 0 | 247 } |
| 248 | |
| 249 //--------------------------------------------------------------------------- | |
| 2 | 250 // Use MMU resources to map memory regions. |
| 251 // Takes and returns an int used to ID the MMU resource to use. This ID | |
| 252 // is increased as resources are used and should be used for subsequent | |
| 253 // invocations. | |
| 254 static int | |
| 255 hal_map_memory (int id,CYG_ADDRESS virt, CYG_ADDRESS phys, | |
| 256 cyg_int32 size, cyg_uint8 flags) | |
| 257 { | |
| 258 #ifdef CYG_HAL_POWERPC_MPC603 | |
| 259 { | |
| 260 // Use BATs to map the memory. | |
| 261 cyg_uint32 ubat, lbat; | |
| 262 | |
| 263 ubat = (virt & UBAT_BEPIMASK) | UBAT_VS | UBAT_VP; | |
| 264 lbat = (phys & LBAT_BRPNMASK); | |
| 265 if (flags & CYGARC_MEMDESC_CI) | |
| 266 lbat |= LBAT_I; | |
| 267 if (flags & CYGARC_MEMDESC_GUARDED) | |
| 268 lbat |= LBAT_G; | |
| 269 | |
| 270 // There are 4 BATs, size is programmable. | |
| 271 while (id < 4 && size > 0) { | |
| 272 cyg_uint32 blk_size = 128*1024; | |
| 273 cyg_uint32 bl = 0; | |
| 274 while (blk_size < 256*1024*1024 && blk_size < size) { | |
| 275 blk_size *= 2; | |
| 276 bl = (bl << 1) | 1; | |
| 277 } | |
| 278 ubat = (ubat & ~UBAT_BLMASK) | (bl << 2); | |
| 279 | |
| 280 switch (id) { | |
| 281 case 0: | |
| 282 CYGARC_MTSPR (IBAT0U, ubat); | |
| 283 CYGARC_MTSPR (IBAT0L, lbat); | |
| 284 CYGARC_MTSPR (DBAT0U, ubat); | |
| 285 CYGARC_MTSPR (DBAT0L, lbat); | |
| 286 break; | |
| 287 case 1: | |
| 288 CYGARC_MTSPR (IBAT1U, ubat); | |
| 289 CYGARC_MTSPR (IBAT1L, lbat); | |
| 290 CYGARC_MTSPR (DBAT1U, ubat); | |
| 291 CYGARC_MTSPR (DBAT1L, lbat); | |
| 292 break; | |
| 293 case 2: | |
| 294 CYGARC_MTSPR (IBAT2U, ubat); | |
| 295 CYGARC_MTSPR (IBAT2L, lbat); | |
| 296 CYGARC_MTSPR (DBAT2U, ubat); | |
| 297 CYGARC_MTSPR (DBAT2L, lbat); | |
| 298 break; | |
| 299 case 3: | |
| 300 CYGARC_MTSPR (IBAT3U, ubat); | |
| 301 CYGARC_MTSPR (IBAT3L, lbat); | |
| 302 CYGARC_MTSPR (DBAT3U, ubat); | |
| 303 CYGARC_MTSPR (DBAT3L, lbat); | |
| 304 break; | |
| 305 } | |
| 306 | |
| 307 size -= blk_size; | |
| 308 id++; | |
| 309 } | |
| 310 } | |
| 311 #endif | |
| 312 | |
| 313 | |
| 314 #ifdef CYG_HAL_POWERPC_MPC8xx | |
| 315 { | |
| 316 // The MPC8xx CPUs do not have BATs. Fortunately we don't | |
| 317 // currently use the MMU, so we can simulate BATs by using the | |
| 318 // TLBs. | |
| 319 | |
| 320 cyg_uint32 epn, rpn, ctr, twc; | |
| 321 int max_tlbs; | |
| 322 | |
| 323 #if defined(CYG_HAL_POWERPC_MPC860) | |
| 324 // There are 32 TLBs. | |
| 325 max_tlbs = 32; | |
| 326 #endif | |
| 327 #if defined(CYG_HAL_POWERPC_MPC823) || defined(CYG_HAL_POWERPC_MPC850) | |
| 328 // There are 8 TLBs. | |
| 329 max_tlbs = 8; | |
| 330 #endif | |
| 331 | |
| 332 epn = (virt & MI_EPN_EPNMASK) | MI_EPN_EV; | |
| 333 rpn = ((phys & MI_RPN_RPNMASK) | |
| 334 | MI_RPN_PPRWRW | MI_RPN_LPS | MI_RPN_SH | MI_RPN_V); | |
| 335 if (flags & CYGARC_MEMDESC_CI) | |
| 336 rpn |= MI_RPN_CI; | |
| 337 | |
| 338 twc = MI_TWC_PS8MB | MI_TWC_V; | |
| 339 if (flags & CYGARC_MEMDESC_GUARDED) | |
| 340 twc |= MI_TWC_G; | |
| 341 | |
| 342 // Ignore attempts to use more than max_tlbs. | |
| 343 while (id < max_tlbs && size > 0) { | |
| 344 ctr = id << MI_CTR_INDX_SHIFT; | |
| 345 | |
| 346 // Instruction TLB. | |
| 347 CYGARC_MTSPR (MI_TWC, twc); | |
| 348 CYGARC_MTSPR (MI_CTR, ctr); | |
| 349 CYGARC_MTSPR (MI_EPN, epn); | |
| 350 CYGARC_MTSPR (MI_RPN, rpn); | |
| 351 | |
| 352 // Data TLB. | |
| 353 { | |
| 354 cyg_uint32 drpn; | |
| 355 | |
| 356 // Need to mark data page as changed or an exception | |
| 357 // will be generated on first write to the page. | |
| 358 drpn = rpn | MD_RPN_CHANGED; | |
| 359 | |
| 360 CYGARC_MTSPR (MD_TWC, twc); | |
| 361 CYGARC_MTSPR (MD_CTR, ctr); | |
| 362 CYGARC_MTSPR (MD_EPN, epn); | |
| 363 CYGARC_MTSPR (MD_RPN, drpn); | |
| 364 } | |
| 365 | |
| 366 // Move to next 8MB block. | |
| 367 size -= 8*1024*1024; | |
| 368 epn += 8*1024*1024; | |
| 369 rpn += 8*1024*1024; | |
| 370 id++; | |
| 371 } | |
| 372 } | |
| 373 #endif | |
| 374 | |
| 375 return id; | |
| 376 } | |
| 377 | |
| 378 | |
| 379 // Initialize MMU to a sane (NOP) state. | |
| 380 static void | |
| 381 hal_clear_MMU (void) | |
| 382 { | |
| 383 #ifdef CYG_HAL_POWERPC_MPC603 | |
| 384 { | |
| 385 cyg_uint32 ubat, lbat; | |
| 386 | |
| 387 // Initialize BATs with 0 -- VS&VP are unset, making all matches fail | |
| 388 ubat = 0; | |
| 389 lbat = 0; | |
| 390 | |
| 391 CYGARC_MTSPR (IBAT0U, ubat); | |
| 392 CYGARC_MTSPR (IBAT0L, lbat); | |
| 393 CYGARC_MTSPR (DBAT0U, ubat); | |
| 394 CYGARC_MTSPR (DBAT0L, lbat); | |
| 395 CYGARC_MTSPR (IBAT1U, ubat); | |
| 396 CYGARC_MTSPR (IBAT1L, lbat); | |
| 397 CYGARC_MTSPR (DBAT1U, ubat); | |
| 398 CYGARC_MTSPR (DBAT1L, lbat); | |
| 399 CYGARC_MTSPR (IBAT2U, ubat); | |
| 400 CYGARC_MTSPR (IBAT2L, lbat); | |
| 401 CYGARC_MTSPR (DBAT2U, ubat); | |
| 402 CYGARC_MTSPR (DBAT2L, lbat); | |
| 403 CYGARC_MTSPR (IBAT3U, ubat); | |
| 404 CYGARC_MTSPR (IBAT3L, lbat); | |
| 405 CYGARC_MTSPR (DBAT3U, ubat); | |
| 406 CYGARC_MTSPR (DBAT3L, lbat); | |
| 407 } | |
| 408 #endif | |
| 409 | |
| 410 #ifdef CYG_HAL_POWERPC_MPC8xx | |
| 411 { | |
| 412 // Initialize TLBs with 0, Valid bits unset. | |
| 413 | |
| 414 cyg_uint32 ctr; | |
| 415 int id; | |
| 416 int max_tlbs; | |
| 417 | |
| 418 #if defined(CYG_HAL_POWERPC_MPC860) | |
| 419 // There are 32 TLBs. | |
| 420 max_tlbs = 32; | |
| 421 #endif | |
| 422 #if defined(CYG_HAL_POWERPC_MPC823) || defined(CYG_HAL_POWERPC_MPC850) | |
| 423 // There are 8 TLBs. | |
| 424 max_tlbs = 8; | |
| 425 #endif | |
| 426 | |
| 427 CYGARC_MTSPR (M_CASID, 0); | |
| 428 | |
| 429 for (id = 0; id < max_tlbs; id++) { | |
| 430 ctr = id << MI_CTR_INDX_SHIFT; | |
| 431 | |
| 432 // Instruction TLBs. | |
| 433 CYGARC_MTSPR (MI_TWC, 0); | |
| 434 CYGARC_MTSPR (MI_CTR, ctr); | |
| 435 CYGARC_MTSPR (MI_EPN, 0); | |
| 436 CYGARC_MTSPR (MI_RPN, 0); | |
| 437 // Data TLBs. | |
| 438 CYGARC_MTSPR (MD_TWC, 0); | |
| 439 CYGARC_MTSPR (MD_CTR, ctr); | |
| 440 CYGARC_MTSPR (MD_EPN, 0); | |
| 441 CYGARC_MTSPR (MD_RPN, 0); | |
| 442 } | |
| 443 } | |
| 444 #endif | |
| 445 } | |
| 446 | |
|
16
4f2df4ab82c8
Merge from eCos master repository on 1999-06-18-15:25:04-BST
jlarmour
parents:
14
diff
changeset
|
447 // NB this demands that the platform HAL has provided an |
|
4f2df4ab82c8
Merge from eCos master repository on 1999-06-18-15:25:04-BST
jlarmour
parents:
14
diff
changeset
|
448 // externC cyg_memdesc_t cyg_hal_mem_map[]; |
|
4f2df4ab82c8
Merge from eCos master repository on 1999-06-18-15:25:04-BST
jlarmour
parents:
14
diff
changeset
|
449 // as detailed in hal_cache.h: |
| 2 | 450 externC void hal_MMU_init (void) |
| 451 { | |
| 452 int id = 0; | |
| 453 int i = 0; | |
| 454 | |
| 455 hal_clear_MMU (); | |
| 456 | |
| 457 while (cyg_hal_mem_map[i].size) { | |
| 458 id = hal_map_memory (id, | |
| 459 cyg_hal_mem_map[i].virtual_addr, | |
| 460 cyg_hal_mem_map[i].physical_addr, | |
| 461 cyg_hal_mem_map[i].size, | |
| 462 cyg_hal_mem_map[i].flags); | |
| 463 i++; | |
| 464 } | |
| 465 } | |
| 466 | |
| 467 //--------------------------------------------------------------------------- | |
| 468 // Initial cache enabling | |
|
18
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
469 |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
470 // These are "indirected" to make it easier to support other platform |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
471 // variants in the future: |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
472 |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
473 #ifdef CYGPKG_HAL_POWERPC_COGENT |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
474 # define CYGPRI_INIT_CACHES 1 |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
475 # ifdef CYG_HAL_STARTUP_RAM |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
476 # define CYGPRI_ENABLE_CACHES 1 |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
477 # endif |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
478 #endif |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
479 |
|
32
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
480 #ifdef CYGPKG_HAL_POWERPC_MBX // Enable all caches for MBX860 |
|
62
7a6ac9edc838
Merge from eCos master repository on 2000-01-24-19:43:49-GMT
jlarmour
parents:
46
diff
changeset
|
481 # ifndef CYGSEM_HAL_ROM_MONITOR // unless we are making a stub rom |
|
32
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
482 # define CYGPRI_INIT_CACHES 1 |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
483 # define CYGPRI_ENABLE_CACHES 1 |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
484 # endif |
|
5af43b635655
Merge from eCos master repository on 1999-08-18-15:20:01-BST
jlarmour
parents:
18
diff
changeset
|
485 #endif |
|
18
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
486 |
|
46
797268ecc331
Merge from eCos master repository on 1999-10-19-18:55:31-BST
jlarmour
parents:
38
diff
changeset
|
487 |
|
18
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
488 // Do not enable caches for the FADS port pro tem; the memory mapping is |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
489 // not set up. |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
490 |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
491 // Do not enable caches for the simulator, it just slows it down. |
|
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
492 |
| 2 | 493 externC void |
| 494 hal_enable_caches(void) | |
| 495 { | |
|
18
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
496 #ifdef CYGPRI_INIT_CACHES |
| 2 | 497 // Initialize caches. |
| 498 HAL_ICACHE_UNLOCK_ALL(); | |
| 499 HAL_DCACHE_UNLOCK_ALL(); | |
| 500 HAL_ICACHE_INVALIDATE_ALL(); | |
| 501 HAL_DCACHE_INVALIDATE_ALL(); | |
| 502 | |
| 503 // Enable caches. | |
|
18
7253dcc42a09
Merge from eCos master repository on 1999-06-25-15:31:50-BST
jlarmour
parents:
16
diff
changeset
|
504 #ifdef CYGPRI_ENABLE_CACHES |
| 2 | 505 // Cogent board doesn't support burst access to the ROM and on the |
| 506 // MPC8xx caches require burst. | |
| 507 HAL_ICACHE_ENABLE(); | |
| 508 HAL_DCACHE_ENABLE(); | |
| 509 #endif | |
| 510 #endif | |
| 511 | |
| 512 #ifdef CYG_HAL_POWERPC_MPC8xx | |
| 513 // Disable serialization | |
| 514 { | |
| 515 cyg_uint32 ictrl; | |
| 516 CYGARC_MFSPR (ICTRL, ictrl); | |
| 517 ictrl |= ICTRL_NOSERSHOW; | |
| 518 CYGARC_MTSPR (ICTRL, ictrl); | |
| 519 } | |
| 520 #endif | |
| 521 } | |
| 522 | |
| 523 //--------------------------------------------------------------------------- | |
|
36
e97d78785e2d
Merge from eCos master repository on 1999-09-12-15:40:34-BST
jlarmour
parents:
34
diff
changeset
|
524 //A jump via a null pointer causes the CPU to end up here. |
|
e97d78785e2d
Merge from eCos master repository on 1999-09-12-15:40:34-BST
jlarmour
parents:
34
diff
changeset
|
525 externC void |
|
e97d78785e2d
Merge from eCos master repository on 1999-09-12-15:40:34-BST
jlarmour
parents:
34
diff
changeset
|
526 hal_null_call() |
|
e97d78785e2d
Merge from eCos master repository on 1999-09-12-15:40:34-BST
jlarmour
parents:
34
diff
changeset
|
527 { |
|
e97d78785e2d
Merge from eCos master repository on 1999-09-12-15:40:34-BST
jlarmour
parents:
34
diff
changeset
|
528 |
|
e97d78785e2d
Merge from eCos master repository on 1999-09-12-15:40:34-BST
jlarmour
parents:
34
diff
changeset
|
529 CYG_FAIL("Call via NULL-pointer!"); |
|
e97d78785e2d
Merge from eCos master repository on 1999-09-12-15:40:34-BST
jlarmour
parents:
34
diff
changeset
|
530 for(;;); |
|
e97d78785e2d
Merge from eCos master repository on 1999-09-12-15:40:34-BST
jlarmour
parents:
34
diff
changeset
|
531 } |
|
e97d78785e2d
Merge from eCos master repository on 1999-09-12-15:40:34-BST
jlarmour
parents:
34
diff
changeset
|
532 |
|
e97d78785e2d
Merge from eCos master repository on 1999-09-12-15:40:34-BST
jlarmour
parents:
34
diff
changeset
|
533 //--------------------------------------------------------------------------- |
| 0 | 534 // End of hal_misc.c |
